Question

Notify Me Bookmark

Problem #1 The PMOS in the circuit below have kp′ = 0.05 mA/V2, and Vt = -1.5 V. The NMOS has kn′ = 0.08 mA/V2, and Vt = +1.5 V. Find the drain current ID and three terminal voltages (VG, VD, VS) for every transistor.

Problem #1 The PMOS in the circuit below have kp′ = 0.05 mA/V2, and Vt = -1.5 V. The NMOS has kn′ = 0.08 mA/V2, and Vt = +1.5 V. Find the drain current ID and three terminal voltages (VG, VD, VS) for every transistor.

Image text
Problem #1 The PMOS in the circuit below have k p ′ = 0.05 mA / V 2 , and V t = − 1.5 V . The NMOS has k n ′ = 0.08 mA / V 2 , and V t = + 1.5 V . Find the drain current I D and three terminal voltages ( V G , V D , V S ) for every transistor.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

The NMOS transistor in the circuit below has (1/2)kn’(W/L) = 100 mA/V2, and Vt = 1V. The PMOS transistor has (1/2)kp’(W/L) = 100 mA/V2, and Vi = -1 V. Find VD, VG, VS, and ID for each transistor.
Solution
1 0

In the circuit below, it is desired to choose the unknown resistor R at the left such that 2 mA flows through the 1 K resistor at the right. The NMOS have kn′ = 0.15 mA/V2, Vt = 1 V; the PMOS have kp = 0.08 mA/V2, Vt = −1 V. The length L = 1 um in all cases, the widths in microns for each transistor are marked on the diagram. Find the drain currents ID1, ID2, ID3, and ID4, and the required resistor value R.

Solution
0 0

In the schematic diagram below, assume the following: VDD = +3 V, VSS = −3 V. the ratio beside each transistor is the W/L ratio, all n-type devices have kn’ = 0.1 mA/V2 and Vt = 0.6 V and λ = 0.05 V−1, all p-type devices have kp′ = 0.04 mA/V2 and Vt = −0.8 V and λ = 0.04 V−1. all transistors in the saturation region. v+ = v- = 0 V for DC. (a) Find the drain current for every transistor. (b) Find the midband gain vout/(v+ − v−) (c) The 10pF is placed in the circuit to increase Cgd to create a single, dominant high frequency pole. Assuming all other capacitors have negligible effect, estimate the high frequency cutoff fH.
Solution
1 0