Question

Notify Me Bookmark

Problem 3.4: Consider the Wide-Swing Current Mirror circuit in Fig. 4. Assume IREF = 50 μA and assume transistor parameters of VTN = 0.8 V, kn′ = 96 μA/V2, and λ = 0. a) Find (W/L) such that VDS(sat) = 0.2 V. b) What is VGS5 ? c) What is the minimum voltage at the drain of M1 such that all transistors remain biased in the saturation region?

Problem 3.4: Consider the Wide-Swing Current Mirror circuit in Fig. 4. Assume IREF = 50 μA and assume transistor parameters of VTN = 0.8 V, kn′ = 96 μA/V2, and λ = 0. a) Find (W/L) such that VDS(sat) = 0.2 V. b) What is VGS5 ? c) What is the minimum voltage at the drain of M1 such that all transistors remain biased in the saturation region?

Image text
Problem 3.4: Consider the Wide-Swing Current Mirror circuit in Fig. 4. Assume I R E F = 50 μ A and assume transistor parameters of V T N = 0.8 V , k n ′ = 96 μ A / V 2 , and λ = 0 . a) Find ( W / L ) such that V D S ( s a t ) = 0.2 V . b) What is V G S 5 ? c) What is the minimum voltage at the drain of M 1 such that all transistors remain biased in the saturation region?

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

*D10.45 The MOSFET current-source circuit in Figure P10.44 is biased at V+ = 2.0 V. The transistor parameters are VTN = 0.5 V, kn′ = 80 μA/V2, and λ = 0.015 V −1. (a) Design the circuit such that IREF = 50 μA and the nominal bias current is IO = 100 μA. (b) Find the output resistance Ro. (c) Determine the percentage change in IO for a change in drain-to-source voltage of ΔVDS2 = 1 V. Figure P10.44

Solution
2 0

Consider the CMOS common source amplifier circuit in Fig. 4. The transistor parameters are given as VTN = 0.5 V, VTP = −0.5 V, kn′ = 80 μA/V2, kp′ = 40 μA/V2, and λn = λp = 0.015 V −1. Assume that IBias = 0.1 mA and M2, M3 are identical. (a) Determine the small-signal parameters (gm and ro) of each transistor. (Express the transconductance gm in terms of the width-to-length ratio (W/L) without any values). (b) Draw the small-signal equivalent circuit and derive the small-signal voltage gain equation. (c) Find the width-to-length ratio of M1 such that the small-signal voltage gain is Av = −250. (d) Derive and calculate the output resistance Ro. Figure 4. CMOS common source amplifier circuit for the Question 4
Solution
3 0

Ex 4.2: For the circuit shown in Figure 4.1, VDD = 3.3 V and RD = 10 kΩ. The transistor parameters are VTN = 0.4 V, kn′ = 100 μA/V2, W/L = 50, and λ = 0.025 V−1. Assume the transistor is biased such that IDQ = 0.25 mA. (a) Verify that the transistor is biased in the saturation region. (b) Determine the small-signal parameters gm and ro. (c) Determine the small-signal voltage gain. (Ans. (a) VGSQ = 0.716 V and VDSQ = 0.8 V so that VDS > VDS (sat); (b) gm = 1.58 mA/V, ro = 160 kΩ; (c) -14.9) Figure 4.1 NMOS common-source circuit with time-varying signal source in series with gate dc source

Ex 4.2: For the circuit shown in Figure 4.1, VDD = 3.3 V and RD = 10 kΩ. The transistor parameters are VTN = 0.4 V, kn′ = 100 μA/V2, W/L = 50, and λ = 0.025 V−1. Assume the transistor is biased such that IDQ = 0.25 mA. (a) Verify that the transistor is biased in the saturation region. (b) Determine the small-signal parameters gm and ro. (c) Determine the small-signal voltage gain. (Ans. (a) VGSQ = 0.716 V and VDSQ = 0.8 V so that VDS > VDS (sat); (b) gm = 1.58 mA/V, ro = 160 kΩ; (c) -14.9) Figure 4.1 NMOS common-source circuit with time-varying signal source in series with gate dc source
Solution
0 0