Question

Notify Me Bookmark

Problem3. Calculate the differential mode gain, common mode gain and CMRR of the differential amplifier shown above. Assume λ = 0 and neglect the body effect.

Problem3. Calculate the differential mode gain, common mode gain and CMRR of the differential amplifier shown above. Assume λ = 0 and neglect the body effect.

Image text
Problem3. Calculate the differential mode gain, common mode gain and CMRR of the differential amplifier shown above. Assume λ = 0 and neglect the body effect.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Calculate the differential-mode voltage gain, common-mode voltage gain, and common-mode rejection ratio (CMRR) of the fully-differential amplifier shown in Fig. 2. For CMRR calculation, neglect the mismatch in the two RB resistors but consider a relative mismatch of 5% between the two RD resistors. Assume the below values in calculations and neglect channel length modulation and body effect. VDD = 1.8 V, RB = 500 ohm, RS = 200 ohm, RD = 1.5 kohm, RL =5 kohm, unCox = 180 uA/V2, W = 20 um, L = 0.18 um, Vt = 0.6 V, ID = 450 uA. Fig. 2. Fully-differential common-source amplifier with source degeneration and resistive loads.
Solution
2 0

Q2. The differential amplifier shown below has mismatched collector resistors. Calculate differential mode and common mode double ended voltage gain and the common-mode rejection ratio (CMRR) of the amplifier if the output is the differential output voltage v0. Q1≡Q2 β = 100 VBE(ON) = 0.7 VR = 100 kΩ ΔR R = 0.01
Solution
0 0

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0