Question

Notify Me Bookmark

Q.1. For amplifier shown below VDD = 2.5 V. All transistors are in saturation. Neglect body effect. Channel length modulation is to be neglected for DC analysis. Find: - (i) The DC voltage at the gates of the pMOSFETs. (ii) Small signal output resistance at node Vout. (2) (iii) Small signal differential gain (2) Total 6 Marks

Q.1. For amplifier shown below VDD = 2.5 V. All transistors are in saturation. Neglect body effect. Channel length modulation is to be neglected for DC analysis. Find: - (i) The DC voltage at the gates of the pMOSFETs. (ii) Small signal output resistance at node Vout. (2) (iii) Small signal differential gain (2) Total 6 Marks

Image text
Q.1.
For amplifier shown below VDD = 2.5 V . All transistors are in saturation. Neglect body effect. Channel length modulation is to be neglected for DC analysis. Find: -
(i) The DC voltage at the gates of the pMOSFETs.
(ii) Small signal output resistance at node Vout.
(2)
(iii) Small signal differential gain
(2)
Total 6 Marks

Detailed Answer

2 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (2)
  • Correct answers (2)
  • Complete solution (2)
  • Step-by-step solution (2)
  • Fully explained (2)

Similar/Related Questions

(a) Choose VB such that M1 is 300mV away from the triode region (VDS1 = VGS1-VTH1+300mV; M1 and M2 operate in Saturation region). (b) Calculate the small-signal voltage gain (VOUT/VIN). (c) Assume VB = 1.43 V, calculate the maximum output voltage swing to keep all transistors in saturation. Neglect channel length modulation. (d) Assume the maximum output swing is VOUT = 2.23 VPP, Calculate the swing at node X. In Fig. 2, assume (W/L)1 = 12 μm/0.18 μm, (W/L)2 = 24 μm/0.36 μm, ID1 = ID2 = 0.5 mA, and RD = 2 kΩ, VTH,N = 0.5 V, μnCox = 150 μA/V2, VDD = 3.3 V, λn = 0.1 V-1. Neglect body effect. Neglect channel length modulation except doing output impedance calculation.
Solution
5 0

Consider the circuit shown in Figure 2 below, with gm1 = 100 mA/V, gm2 = 20 mA/V, gm3 = 3 mA/V, R1 = 2 kΩ, R2 = 1 kΩ, VDD = 5 V, and all NMOS devices are in saturation. Channel length modulation and the body effect should be ignored for this problem. (And, hopefully, it is obvious that gm1, gm2, and gm3 correspond to the device transconductances of NMOS devices M1, M2, and M3, respectively: if this wasn't obvious, note that the next time you see something like this, I probably won't spell it out for you so explicitly. if at all, so please make a mental note of these kinds of things.) a) Determine the numerical small-signal voltage gain: i) Av = Vout/Vin in units of V/V and ii) |Av| in units of dB. Be sure to indicate whether your numerical answers are positive-valued or negative-valued (numerical answers with ambiguous signs will receive little, if any: credit, partial or otherwise). List your numerical answers in proper engineering notation format with appropriate units, and show your work. b) Determine the numerical small-signal resistance "seen" looking into node Vin. List your numerical answer in proper engineering notation format with appropriate units, and show your work. c) Determine the numerical small-signal resistance "seen" looking into node Vx. List your numerical answer in proper engineering notation format with appropriate units, and show your work. d) Determine the numerical small-signal resistance "seen" looking into node Vy. List your numerical answer in proper engineering notation format with appropriate units, and show your work. e) Determine the numerical small-signal resistance "seen" looking into node Vout. List your numerical answer in proper engineering notation format with appropriate units. and show your work.
Solution
0 0

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0