Question

Notify Me Bookmark

Q. 3: Consider the schematic of an NMOS Wilson current mirror as shown in figure 3. Draw the pertinent ac equivalent circuit for the system. Figure 3 Given (for all transistors), K = μCox = 100 μA/V2, W/L = 10, VSS = −5 V, VTH = 0.5 V, VDD = 5 V, and VA = 20 V. Approximate analysis gives the output resistance of the mirror as Rout = gmr02. What should be the DC bias current Iout so that Rout becomes 100 Mega ohms?

Q. 3: Consider the schematic of an NMOS Wilson current mirror as shown in figure 3. Draw the pertinent ac equivalent circuit for the system. Figure 3 Given (for all transistors), K = μCox = 100 μA/V2, W/L = 10, VSS = −5 V, VTH = 0.5 V, VDD = 5 V, and VA = 20 V. Approximate analysis gives the output resistance of the mirror as Rout = gmr02. What should be the DC bias current Iout so that Rout becomes 100 Mega ohms?

Image text
Q.3: Consider the schematic of an NMOS Wilson current mirror as shown in figure 3. Draw the pertinent ac equivalent circuit for the system. Figure 3
Given (for all transistors), K = μ C o x = 100 μ A / V 2 , W / L = 10 , V S S = − 5 V , V T H = 0.5 V , V D D = 5 V , and V A = 20 V . Approximate analysis gives the output resistance of the mirror as R out = g m r 0 2 .
What should be the DC bias current I out so that R out becomes 100 Mega ohms?

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the circuit shown in Figure 2, VDD = 5 V, and transistors M1 and M2 have properties µnCox = 200µA/V2, (W/L) = 10, Vt0 = 0.7 V, and λ = 0. You may neglect the body effect below, unless you are specifically asked to consider it. Figure 2. Circuit for Problem 2. a) Draw the circuit above, and label the drain, gate, source, and bulk nodes for both transistors, using labels VD1, VG1, VS1, and VB1 for the drain, gate, source, and bulk nodes of device M1, respectively, and similarly for M2. In total, there should be 8 labels in your schematic. For this part, assume the transistors are in saturation. b) Determine the valid input range for the circuit under consideration; that is, determine the range on the input voltage Vin such that transistors M1 and M2 are operating in the saturation region. Note that, in your analysis, you are not constrained to Vin values between 0 V and VDD, inclusive; e.g., if Vin = 100 V keeps both of the transistors in saturation, then Vin = 100 V should be included in your range of valid input voltages. Your answer to this part should take the form Vin,low ≤ Vin ≤ Vin,high ; hopefully, it is obvious that you are being asked to provide numerical answers for the lower- and upper-bounds Vin,low and Vin,high , respectively. c) For the valid input range that you determined in part (b), determine the corresponding output voltage range; that is, determine Vout,low ≤ Vout ≤ Vout,high when the input is constrained to Vin,low ≤ Vin ≤ Vin,high. . As before, you should report numerical values for the lower- and upper-bounds Vout,low and Vout,high, , respectively. d) Determine the "on voltage" VON2 (or, as in the Sedra/Smith textbook, the "overdrive voltage") and drain current ID2 of transistor M2 over the range of valid input voltages. Also, determine the drain current ID1 of M1 over the valid input range. e) If you were to consider it, would any of the transistors in the circuit above be affected by the body effect? If "yes," then list the device (or, devices, as the case may be). Qualitatively speaking, how would your answers to parts (b) and (c) change if you were to take the body effect into account? Explain your reasoning.
Solution
0 0

An NMOS amplifier is shown in Figure 1. Transistor M1 is biased in the saturation region for an amplifier application. The circuit is biased with a resistive voltage divider consisting of R1 and R2, a source degeneration resistor RS, and a load resistor RD. The drain bias current for the design is ID = 500 μA and VDS is 1.625 V. The device parameters are: L = 0.5 μm, W = 10 μm, kn’ = 200 μA/V2, Vtn = 0.5 V, and λn = 0. analyze the frequency response of the amplifier. a) Draw a midband small signal ac equivalent circuit model for the amplifier. For midband you can assume the reactance of Cin is sufficiently low that it is a short circuit. b) Derive an expression for the midband voltage gain transfer function Vout /Vsig. The amplified output signal is taken from the drain terminal and Vout = Vd. Write your gain function in terms of variables only. c) Evaluate the midband gain and calculate a value both in V/V and dB. d) Analyze the frequency response of the input network including the capacitor Cin. Find an expression for the transfer function H1(jω) = Vg/Vsig. e) Evaluate H1(jω) = Vg/Vsig and make a Bode plot of the magnitude of H1(jω). The x-axis is ω (log scale) and the y-axis is the magnitude in dB. f) Use the LTSPICE circuit template and verify the frequency response of the amplifier circuit. Include a copy of the schematic and the frequency response plot. Use 20 points per decade and a frequency span of 0.1 Hz to 100 Hz.
Solution
0 0

The following single stage differential amplifier circuit is designed for a 0.18 μm CMOS technology. Given: VDD = |VSS| = 1.5 V, |VTH| = 0.5 V, L = 0.36 μm (for all transistors), μCox = 4μCox = 400 μA/V2, and λ = 0.2 a) For a bias current of Ibias = 200 μA and over drive voltage |Vov| = 0.2 V for all transistors, determine the W/L ratios for M1, M2, M3, and M4. (10 points) b) Determine the small signal differential gain vdo/vid for this design. (10 points) Useful formulae: for n-channel MOSFET iDS = K[(vGS − VTH)vDS − 12 vDS2] triode region K = K′(WL) = μCox(WL) iDS = 12 K(vGS − VTH)2(1 + λvDS) saturation region where VA = 1 λ, and VA = VA′L, ro = 1 λID Vow = VGS − VTH overdrive voltage
Solution
0 0