Question

Notify Me Bookmark

Q11: For each transistor in the circuit shown, kn′ = 120 μA/V2. Also for M1, WL = 4 and Vt = 0.4 V, and for M2, WL = 1 and Vt = −0.6 V. a) Determine the input voltage VI such that both M1 and M2 are biased in the saturation region. b) Determine the region of operation of each transistor and the output voltage VO for VI = 0.6 V and VO > 4.6 V (Ans: 0.7 V, M1 saturation and M2 triode V0 = 4.85 V)

Q11: For each transistor in the circuit shown, kn′ = 120 μA/V2. Also for M1, WL = 4 and Vt = 0.4 V, and for M2, WL = 1 and Vt = −0.6 V. a) Determine the input voltage VI such that both M1 and M2 are biased in the saturation region. b) Determine the region of operation of each transistor and the output voltage VO for VI = 0.6 V and VO > 4.6 V (Ans: 0.7 V, M1 saturation and M2 triode V0 = 4.85 V)

Image text
Q11: For each transistor in the circuit shown, k n ′ = 120 μ A / V 2 . Also for M 1 , W L = 4 and V t = 0.4 V , and for M2, W L = 1 and V t = − 0.6 V . a) Determine the input voltage V I such that both M1 and M2 are biased in the saturation region. b) Determine the region of operation of each transistor and the output voltage V O for V I = 0.6 V and V O > 4.6 V (Ans: 0.7 V , M 1 saturation and M 2 triode V 0 = 4.85 V )

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the circuit shown in Figure 2, VDD = 5 V, and transistors M1 and M2 have properties µnCox = 200µA/V2, (W/L) = 10, Vt0 = 0.7 V, and λ = 0. You may neglect the body effect below, unless you are specifically asked to consider it. Figure 2. Circuit for Problem 2. a) Draw the circuit above, and label the drain, gate, source, and bulk nodes for both transistors, using labels VD1, VG1, VS1, and VB1 for the drain, gate, source, and bulk nodes of device M1, respectively, and similarly for M2. In total, there should be 8 labels in your schematic. For this part, assume the transistors are in saturation. b) Determine the valid input range for the circuit under consideration; that is, determine the range on the input voltage Vin such that transistors M1 and M2 are operating in the saturation region. Note that, in your analysis, you are not constrained to Vin values between 0 V and VDD, inclusive; e.g., if Vin = 100 V keeps both of the transistors in saturation, then Vin = 100 V should be included in your range of valid input voltages. Your answer to this part should take the form Vin,low ≤ Vin ≤ Vin,high ; hopefully, it is obvious that you are being asked to provide numerical answers for the lower- and upper-bounds Vin,low and Vin,high , respectively. c) For the valid input range that you determined in part (b), determine the corresponding output voltage range; that is, determine Vout,low ≤ Vout ≤ Vout,high when the input is constrained to Vin,low ≤ Vin ≤ Vin,high. . As before, you should report numerical values for the lower- and upper-bounds Vout,low and Vout,high, , respectively. d) Determine the "on voltage" VON2 (or, as in the Sedra/Smith textbook, the "overdrive voltage") and drain current ID2 of transistor M2 over the range of valid input voltages. Also, determine the drain current ID1 of M1 over the valid input range. e) If you were to consider it, would any of the transistors in the circuit above be affected by the body effect? If "yes," then list the device (or, devices, as the case may be). Qualitatively speaking, how would your answers to parts (b) and (c) change if you were to take the body effect into account? Explain your reasoning.
Solution
0 0

The parameters of the transistors in Figure P10.88 are VTN = 0.6 V, VTP = −0.6 V, kn′ = 100 μA/V2, kp′ = 60 μA/V2, and λn = λp = 0.04 V−1. The width-to-length ratios of M1 and M2 are 25, and those of all other transistors are 50. The value of VGSQ is such that ID1 = 80 μA, and all transistors are biased in the saturation region. Determine the smallsignal voltage gain Av = vo/vi. Figure P10.88

Solution
0 0

Ex 4.2: For the circuit shown in Figure 4.1, VDD = 3.3 V and RD = 10 kΩ. The transistor parameters are VTN = 0.4 V, kn′ = 100 μA/V2, W/L = 50, and λ = 0.025 V−1. Assume the transistor is biased such that IDQ = 0.25 mA. (a) Verify that the transistor is biased in the saturation region. (b) Determine the small-signal parameters gm and ro. (c) Determine the small-signal voltage gain. (Ans. (a) VGSQ = 0.716 V and VDSQ = 0.8 V so that VDS > VDS (sat); (b) gm = 1.58 mA/V, ro = 160 kΩ; (c) -14.9) Figure 4.1 NMOS common-source circuit with time-varying signal source in series with gate dc source

Ex 4.2: For the circuit shown in Figure 4.1, VDD = 3.3 V and RD = 10 kΩ. The transistor parameters are VTN = 0.4 V, kn′ = 100 μA/V2, W/L = 50, and λ = 0.025 V−1. Assume the transistor is biased such that IDQ = 0.25 mA. (a) Verify that the transistor is biased in the saturation region. (b) Determine the small-signal parameters gm and ro. (c) Determine the small-signal voltage gain. (Ans. (a) VGSQ = 0.716 V and VDSQ = 0.8 V so that VDS > VDS (sat); (b) gm = 1.58 mA/V, ro = 160 kΩ; (c) -14.9) Figure 4.1 NMOS common-source circuit with time-varying signal source in series with gate dc source
Solution
0 0