Question

Notify Me Bookmark

Q3. [LTSPICE] Design and build a Cascode current mirror as shown below. [3 points]. Use 1.8 V for VDD a. At VX1, do DC sweep from 0 V to 1.8V while setting VX2 and VX3 at 1.5V. b. At VX2, do DC sweep from OV to 1.8V while setting VX1 and VX3 at 1.5V c. AtVX3 do DC sweep from OV 10 1.8V while setting VX1 and VX2 at 1.5V

Q3. [LTSPICE] Design and build a Cascode current mirror as shown below. [3 points]. Use 1.8 V for VDD a. At VX1, do DC sweep from 0 V to 1.8V while setting VX2 and VX3 at 1.5V. b. At VX2, do DC sweep from OV to 1.8V while setting VX1 and VX3 at 1.5V c. AtVX3 do DC sweep from OV 10 1.8V while setting VX1 and VX2 at 1.5V

Image text
Q3. [LTSPICE] Design and build a Cascode current mirror as shown below. [3 points]. Use 1.8 V for VDD a. At VX1, do DC sweep from 0 V to 1.8V while setting VX2 and VX3 at 1.5V. b. At VX2, do DC sweep from OV to 1.8V while setting VX1 and VX3 at 1.5V c. AtVX3 do DC sweep from OV 10 1.8V while setting VX1 and VX2 at 1.5V

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up

Similar/Related Questions

Design an inverter circuit as shown below. You can set the supply voltage (VDD) to 3V. You can get NMOS and PMOS channel lengths (I) 0.2µm. Take the following parameters into consideration when adjusting NMOS and PMOS channel widths (w). 1. Set the threshold value (VTH) = 1.5 V. 2. Delay from 50% to 50% when driving 50fF load = T = 7 × 1ps a) Show that the numerical threshold value is 1.5 V by performing a DC sweep. b) Show the operation of the circuit and the delays with transient analysis. Note: You can take 100MHz as the input signal frequency. Do it using the It spice program and explain it to me step by step, including showing the entry points of the values.
Solution
0 0

Consider the CMOS inverter circuit with a capacitor connected at its output as shown below. Here Kn′ = 2 mA/V2 and VTn = 1.5 V, Kp′ = 1 mA/V2 and VTp = −0.5 V, all MOSFETs have L = 1 μm, and remember that K = K′(W/L). For a MOSFET in triode, use the S-R model with RON = 1 /K(|VGS| − |VT| ) (works for both nFET and pFET). a) Design Wp and Wn such that the overall circuit threshold, VTH, occurs at VDD/2 as shown in the graph. Here you can assume that at the threshold point VIN = VOUT = VTH. Use the smallest integer values you can for Wp and Wn, assuming the minimum width allowed is 1 μm. b) When VIN = VDD, draw the equivalent circuit. What is the time constant? c) When VIN = 0, draw the equivalent circuit. What is the time constant? d) Based on your answers from (b) and (c), which transition do you expect to be fastest: when vOUT transitions from VDD to 0 V, or when vOUT transitions from 0 V to VDD ? Why?
Solution
0 0

Consider the dynamic amplifier shown below. Supply voltage is VDD = 1.8 V. MOSFETs S1, S2, and S3 are ideal analog switches. They are controlled by ϕ1, which changes from 0 V to VDD at t = 0. MOSFETs M1 and M2 are biased in the active (saturation) region. Their transconductances are gm1 = gm2 = 0.5 m℧. Define Vid = Vi1 - Vi2 Vic = Vi1 + Vi2/2 Vod = Vo1 - Vo2 Voc = Vo1 + Vo2/2 The amplifier is activated at t = 0. The amplification time Ta is the time for Voc falling from VDD to VDD - 0.6 V. a. [7pts] Find Ta. b. [8 pts] Find the differential voltage gain Adm = Vod/Vid at t = Ta.
Solution
0 0