Question

Notify Me Bookmark

Q4. (a) Draw the CMOS transistor circuit for X = A + B. (b) A CMOS transistor circuit is shown in Figure 2, find the expression of output X. (c) Implement the logic circuit using NAND gates only for the logic expression X obtained in part (b). (d) Estimate the cost of the circuit obtained in (c). Figure 2

Q4. (a) Draw the CMOS transistor circuit for X = A + B. (b) A CMOS transistor circuit is shown in Figure 2, find the expression of output X. (c) Implement the logic circuit using NAND gates only for the logic expression X obtained in part (b). (d) Estimate the cost of the circuit obtained in (c). Figure 2

Image text
Q4. (a) Draw the CMOS transistor circuit for X = A + B . (b) A CMOS transistor circuit is shown in Figure 2, find the expression of output X . (c) Implement the logic circuit using NAND gates only for the logic expression X obtained in part (b). (d) Estimate the cost of the circuit obtained in (c). Figure 2

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

A transistor schematic diagram of a CMOS digital circuit consisting of four MOSFETs is shown in the following figure (Fig. 3.1). The truth table of the digital circuit is also given. Fig. 3.1 (a). Sketch the logic gate symbol of the digital circuit (Fig. 3.1)? (2 marks) (b). Sketch the transistor schematic diagram of the missing part of the logic circuit (Fig. 3.1). (4 marks) (c). Draw the physical layout with a minimal chip area for the missing part (Q3(b)) of the logic circuit (Fig 3.1). Make sure that all the IC layers are clearly labeled and the scalable CMOS design rules should be followed approximately. (9 marks) (d). Sketch a transistor schematic diagram of the same logic gate (Q3(a)) implemented in CMOS but with three inputs (VA, VB, and VC). (6 marks) (e). If only n-channel MOSFETs can be used to implement the digital circuit in Fig. 3.1, sketch a transistor schematic diagram of such NMOS implementation. (4 marks) Note: In Q3(b), Q3(d) and Q3(e) above, you must use standard circuit symbols and show the signal interconnections clearly with proper labels.
Solution
0 0

Consider the current mirror circuit shown in Figure 4 on page 6 where an additional resistor R is connected between the gates of the MOSFETS and ground. Assume all transistors are in saturation and you can ignore Early effect. (a) Given that IREF = 250 µA, Kn’ for the MOSFET is 10 µA/V2, VTN = 1 V, (W/L)1 = 5, (W/L)2 = 10 and R = 20 kΩ, find the values of the DC voltage VGS1 and DC currents ID1 and ID2. (10 Marks) (b) Perform an AC small-signal analysis to find an algebraic expression of the input resistance Rin in terms of the transconductance gm of the MOSFETS and the resistor R. Indicate clearly the gm of the i-th transistor as gmi. For example, the gm of transistor M1 should be written as gm1. (5 Marks) (c) Using the transistor parameters and resistor values given in part (a), find out the magnitude of the input resistance Rin found in part (b). (5 Marks)

Consider the current mirror circuit shown in Figure 4 on page 6 where an additional resistor R is connected between the gates of the MOSFETS and ground. Assume all transistors are in saturation and you can ignore Early effect. (a) Given that IREF = 250 µA, Kn’ for the MOSFET is 10 µA/V2, VTN = 1 V, (W/L)1 = 5, (W/L)2 = 10 and R = 20 kΩ, find the values of the DC voltage VGS1 and DC currents ID1 and ID2. (10 Marks) (b) Perform an AC small-signal analysis to find an algebraic expression of the input resistance Rin in terms of the transconductance gm of the MOSFETS and the resistor R. Indicate clearly the gm of the i-th transistor as gmi. For example, the gm of transistor M1 should be written as gm1. (5 Marks) (c) Using the transistor parameters and resistor values given in part (a), find out the magnitude of the input resistance Rin found in part (b). (5 Marks)
Solution
0 0

To improve the performance of the differential amplifier shown in Figure Q1, the biasing current source is replaced by a Widlar current source. The collector resistors are replaced by a current mirror formed by the matched bipolar transistors Qs and Q6, and the bipolar transistors Q1 and Q2 are replaced by the matched field-effect transistors M1 and M2. A single-sided output at the drain terminal of M2 is used. The transistor parameters for the bipolar transistors are: β = 100, VBE (on) = VEB(on) = 0.7 V, and VA = 100 V. The transistor parameters for M1 and M2 are: Kn = 0.15 mA/V2, VT N = 0.8 V, λ = 0.01 V-1 . The improved differential amplifier is shown in Figure Q2. (a) Determine the quiescent voltages and currents of M1 and M2 when v1 = v2 = 0. (4 marks) (b) Design the value of resistor RE such that IQ = 0.1 mA. (2 marks) (c) Determine the maximum and minimum common-mode voltages that can be applied to v1 and v2. (3 marks) (d) Determine the percentage change in IQ when the common-mode voltage applied to v1 and v2 changes from the maximum to the minimum value obtained in part (c). (5 marks) (c) Define vd = v1 - v2, determine the differential-mode voltage gain Ad of the improved differential amplifier.
Solution
0 0