Question

Notify Me Bookmark

Question 8: Use the following parameters for below circuit: unCox = 100 uA/V^2, upCox = 50 uA/V^2, (W/L)1 = 10 (W/L)2 = 20 ( W/L)3 = 40 (W/L)4 = 20 VG = 1 V. The threshold voltages VTH for both PMOS and NMOS is 0.4 V. Ignore channel length modulation (ro is very high). Calculate: a) Find the DC voltage of the output node, VOUT (Hint: Find the DC voltage at Node X first) b) Find the expression and the numerical value of the total voltage gain.

Question 8: Use the following parameters for below circuit: unCox = 100 uA/V^2, upCox = 50 uA/V^2, (W/L)1 = 10 (W/L)2 = 20 ( W/L)3 = 40 (W/L)4 = 20 VG = 1 V. The threshold voltages VTH for both PMOS and NMOS is 0.4 V. Ignore channel length modulation (ro is very high). Calculate: a) Find the DC voltage of the output node, VOUT (Hint: Find the DC voltage at Node X first) b) Find the expression and the numerical value of the total voltage gain.

Question 8: Use the following parameters for below circuit: unCox = 100 uA/V^2, upCox = 50 uA/V^2, (W/L)1 = 10 (W/L)2 = 20 ( W/L)3 = 40 (W/L)4 = 20 VG = 1 V. The threshold voltages VTH for both PMOS and NMOS is 0.4 V. Ignore channel length modulation (ro is very high). Calculate: a) Find the DC voltage of the output node, VOUT (Hint: Find the DC voltage at Node X first) b) Find the expression and the numerical value of the total voltage gain.

Image text
Question 8: Use the following parameters for below circuit: unCox = 100 uA/V^2, upCox = 50 uA/V^2, (W/L)1 = 10 (W/L)2 = 20 ( W/L)3 = 40 (W/L)4 = 20 VG = 1 V. The threshold voltages VTH for both PMOS and NMOS is 0.4 V. Ignore channel length modulation (ro is very high). Calculate: a) Find the DC voltage of the output node, VOUT (Hint: Find the DC voltage at Node X first) b) Find the expression and the numerical value of the total voltage gain.

Detailed Answer

1 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (1)

Similar/Related Questions

The MOS transistors have the following characteristics: nMOS:Vtn = 0.7 V, Kn′ = 200 μA/V2. Assume VDD = 5 V. The required current ID1 = 100 μA the output voltage ( Vout) should be allowed to swing to a low of 0.2 V and the DC value of VOUT = 2.5 volts. Also design for current IREF = 50 μA. (a) Find the (W/L) ratio of all transistors and (ii) the resistor R. For this part you may assume there is no channel length modulation. ( 25 points). (b) Show a clean and labeled small signal equivalent circuit with the values shown. Assume all transistors have |λ| = 0.02 V1 (10 points) (c) Find both an expression and the numerical value for the small signal gain vo/vin, and Rout . 15 points)
Solution
0 0

Design the fully differential amplifier stage shown in figure below; where Rp = 100Ω, represent some parasitic resistance of metal traces. The mismatch percentage in the drain resistances is given as 5%. The differential amplifier stage should have a power budget of 3.6 mW and a common-mode rejection ration (CMRR) of 40000. Neglect channel length modulation for M1, and M2 only. a) Find the differential pair M1 and M2 aspect ratio (W/L). b) Given (W/L)3 = (W/L)4 = 10; and (W/L)5 = 20 for M3, M4 and M5 respectively. Find the required biasing voltages Vb1, and Vb2. Consider that these devices operate at the edge of saturation. c) Find the output common-mode gain (Acm-cm). Consider the following: λp = 2λn = 0.2 V-1. μnCox = μpCox = 250 μA/V2. Vtn = 0.4 V, and Vtp = -0.5 V. M1 and M2 are identical. M3 and M4 are identical.
Solution
0 0

The MOS transistors have the following characteristics: Vtn = |Vtp| = 0.5 V, Kn’ = 400 µA/V2 and Kn’ = 100 µA/V2. Assume VDD = 3 V and Q2 and Q3 are matched. The required gm of the amplifying transistor (Q1) is 1000 µA/V and the output voltage (VOUT ) should be allowed to swing to within 0.2 V of VDD. (a) Find the (W/L) ratio of all transistors and the resistor R. For this part you may assume there is no channel length modulation. (b) Show a clean and labeled small signal equivalent circuit with the values (gm and ra) shown. Assume all transistors have |λ| = 0.02 V-1 (c) Find both an expression and the numerical value for the small signal gain v0/vsig, and Rout. (d) What is the range of the output voltage swing.
Solution
0 0