Question

Notify Me Bookmark

Question 9: cMOS, switching power An IC with a switching rate of 1 GHz and VDD = 5 V is dissipating 40 W. What will be the power dissipation if we change VDD to 3V and the switching rate to 5 GHz while keeping the activity factor the same? Pnew = number (rtol = 0.01, atol = 1e-05)

Question 9: cMOS, switching power An IC with a switching rate of 1 GHz and VDD = 5 V is dissipating 40 W. What will be the power dissipation if we change VDD to 3V and the switching rate to 5 GHz while keeping the activity factor the same? Pnew = number (rtol = 0.01, atol = 1e-05)

Image text
Question 9: cMOS, switching power An IC with a switching rate of 1 GHz and VDD = 5 V is dissipating 40 W. What will be the power dissipation if we change VDD to 3V and the switching rate to 5 GHz while keeping the activity factor the same? Pnew = number (rtol = 0.01, atol = 1e-05)

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

An IC with a switching rate of 5 GHz and VDD = 5 V is dissipating 20 W. What will be the power dissipation if we change VDD to 6 V and the switching rate to 1 GHz while keeping the activity factor the same? Pnew = number (rtol = 0.01, atol = 1e-05) w
Solution
0 0

Consider the following circuit Inverter timing: Propagation delay tp = 20 pS Flip-Flop timing: Setup time tsu = 30 pS Hold time thold = 10 ps Clock-to-Q delay tclk- = 50 pS Assume the CLK signal has a square waveform with 50% duty cycle. a. Draw the waveforms of signals CLK, D, and Q for 4 clock cycles. b. What is the ratio between the oscillation frequency of the signals CLK and Q ? c. For this circuit to operate correctly, determine the maximum CLK frequency based on the given timing characteristics of the flip-flop and the inverter. d. Would a hold time violation occur on the flip-flop at any CLK frequency? Why or why not? e. If this circuit dissipates 100 Micro-Watts when operating at Vdd = 2.5 Volts and CLK frequency of 1 GHz, estimate the power dissipation of the circuit when operating at Vdd = 1.25 V and CLK frequency of 100 MHz. Assume the power dissipation is dominated by the switching (dynamic) power. (1 GHz = 109 Hz and 1 MHz = 106 Hz)
Solution
0 0

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0