Question

Notify Me Bookmark

Required information Consider the transistor with threshold voltage, VTN = 0.75 V in the given figure: The drain current for the transistor in the given figure if λ = 0, Kn′ = 100 μA, and the W/L ratio is changed to 20/1 is μA.

Required information Consider the transistor with threshold voltage, VTN = 0.75 V in the given figure: The drain current for the transistor in the given figure if λ = 0, Kn′ = 100 μA, and the W/L ratio is changed to 20/1 is μA.

Image text
!
Required information Consider the transistor with threshold voltage, V T N = 0.75 V in the given figure:
The drain current for the transistor in the given figure if λ = 0 , K n ′ = 100 μ A , and the W / L ratio is changed to 20 / 1 is μ A .

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Required information The outputs of two CMOS inverters are accidentally tied together, as shown in the given figure: What is the voltage at the common output node if the NMOS and PMOS transistors have W/L ratios of 20/1 and 40/1, respectively and if Kn = 2000 μA/V2, and Kp = 1600 μA/V2 ? VDSN = V (Round off the solution to three decimal places. ) VDSP = V (Round off the solution to two decimal places.)
Solution
0 0

Circuitry for the active-loaded MOS-differential amplifier with matched Q1 and Q2 saturated transistors is shown below. Differential gain of this amplifier is 80 V/V and assume that Iref = I = 100 μA. Similarly the values of μn⋅Cox = 3×μp⋅Cox = 90 μA/V2; threshold voltage values are Vtn = |Vtp| = 0.7 V and VAn = |VAp| = 20 V (Note: early voltage of MOS transistor is given by VA = ID×r0). In addition, DC voltage at the gates of Q6 and Q3 is +1.5 V whereas at the gates of Q7, Q4 and Q5, the DC voltage is -1.5 V. In order to satisfy the above design specifications, please determine the values of resistance ' R ' and W/L ratios of all the transistors. Additionally, determine the drain current ID and VGSn or VGSp for all the transistors of the circuitry shown below. {20 marks}
Solution
0 0

(a) Figure Q2(a) shows a differential amplifier with a current source at the bottom. It is given that VDD = VSS = 15 V, ISS = 300 μA, Early effect can be ignored (λ = 0), Kn = 400 μA/V2 and VTN = 1 V. You may assume MOSFET in saturation region. (i) For single ended outputs, draw the half-circuits and derive the algebraic equations for the differential mode and common-mode gains as well as CMRR. [6 Marks] (ii) For the above case of single ended output, what should be the value of Rss to get CMRR = 100? [4 Marks] Figure Q2(a) (b) Figure Q2(b) shows a MOSFET based current mirror. Draw the AC small signal model and derive an equation for output resistance Rout as shown in the figure. You can keep your answer in terms of gm, ro etc but denote the subscript 1,2,3 etc to indicate which transistor. In other words, denote transconductance of M2 by writing gm2 and so on. [6 marks] (c) Draw the diagram of a BJT based Class B push-pull power amplifier and derive the maximum possible power efficiency of this circuit. You may ignore crossover distortion and assume |VCE(sat)| = 0 V. [9 marks]
Solution
0 0