Question

Notify Me Bookmark

Six inverters are shown below. Assume that Kn = 2Kp and that λn = λp and that the DC bias current through each inverter is equal. Qualitatively select, without using extensive calculations, which inverter(s) has/have (1) the largest AC small signal voltage gain (2) the lowest AC small signal voltage gain (3) the highest AC output resistance (4) the lowest AC output resistance. Assume all devices are in saturation.

Six inverters are shown below. Assume that Kn = 2Kp and that λn = λp and that the DC bias current through each inverter is equal. Qualitatively select, without using extensive calculations, which inverter(s) has/have (1) the largest AC small signal voltage gain (2) the lowest AC small signal voltage gain (3) the highest AC output resistance (4) the lowest AC output resistance. Assume all devices are in saturation.

Image text
Six inverters are shown below. Assume that Kn = 2Kp and that λn = λp and that the DC bias current through each inverter is equal. Qualitatively select, without using extensive calculations, which inverter(s) has/have (1) the largest AC small signal voltage gain (2) the lowest AC small signal voltage gain (3) the highest AC output resistance (4) the lowest AC output resistance. Assume all devices are in saturation.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Consider the CMOS inverter, connected in resistive feedback, shown below. Model the transistors as having square-law behavior, such that ID1 = knW1/L1( VGS - VTHn)2(1+lambda*VDS) and ID2=kpW2/L2( VGS-VTHp)2(1+lambda*VDS). Also assume: kn=3kp, VTHN=-VTHP =VDD/3, that the devices have the same value of ? and that the nmos bulk is grounded, and pmos bulk is to VDD. Also assume the circuit is biased so that if Vin =Vin0+?Vin then when Vin =Vin0, Vout =Vin . Draw the complete small-signal model of this amplifier, showing each transistor's elements explicitly, assuming M1 and M2 are in saturation. Then, redraw a simplified small signal model (collapsing parallel resistances, capacitances and transconductances into single components and eliminating zero-value components), in this simplified model, also apply Millers' theorem to break RF into resistors to ground on input and output (leave voltage gain as an unknown variable Av ).
Solution
3 0

Consider MOSFET-based current source circuits shown below. Assume that the n-type MOSFET transistors follow the long-channel model with μnCox = 100 μA/V2 and Vth,n = 0.5 V. All the transistors have a fixed channel length L = 0.25 μm. The bias voltage VB1 is at 0.8 V. Assume that all transistors have no back-bias effect. (1) (2) (a) For a basic current source in Fig. (1), size the NMOS transistor M1's width ( = W1) so that it conducts a current of 1 mA when it operates in saturation region. You may assume λn = 0. (b) What is the minimum value of Vout for this circuit that keeps M1 in saturation region? (c) For a cascode current source in Fig. (2), assume that the transistor M2 has the same width with M1 you determined from part (a). Determine the value of VB2 that yields the lowest minimum VOUT keeping both M1 and M2 in saturation regions. (d) Now, let's assume that the transistors M1 and M2 have a finite output resistance with λn = 0.1 V−1. Compute the value of the output resistance (Rout) of this cascode current source when M1 and M2 are in the saturation region. (Hint: Calculate the output impedance in a small signal equivalent circuit.)
Solution
0 0

For all circuits, do not consider channel length modulation for calculating bias points. Unless otherwise specified, channel length modulation effect needs to be considered for small-signal analysis. All answers should be given to the second decimal place. Circuit and device parameters are: Vdd = 5 V;VTn = VTp = 1 V; μnCox = 50 μA/V2; μpCox = 25 μA/V2; λn = λp = 0.01 V−1; Lmin = 1 μm Figure 1 (for problems 1-3) Figure 2 (for problems 5-9) Figure 1: Transistor M1 has (W/L) = (160 μm/2 μm) and a bias current Iout = 2 mA. We desire M1 to be in saturation. You should assume λn = 0 for problems (1)-(3). Determine the ratio R1 /R2 required. 1 point Let VTn increase by 10% to 1.1 V. What is the new value of Iout in mA ? 1 point Let μnCox increase by 10% to 55 μA/V2. What is the new value of Iout in mA ? 1 point Figure 2: The circuit has Iref = 2 mA and Vp = 4 V. Transistors M1, M2 and M3 have (W/L) = (80 μm/1 μm). Determine the value of vx. (in volts) 1 point Determine the minimum allowable value of Vb (in volts) such that all devices are in saturation. 1 point Determine the maximum allowable value of Vb (in volts) such that all devices are in saturation. 1 point Determine Vb (in volts) such that vX = VY. 1 point determine the output resistance of this circuit ∂Vp/∂Iout in MΩ. 1 point Description for questions 9-10: An NMOS device with ID = 1 mA must operate in saturation with drain-source voltages as low as 0.5 V. The minimum required small-signal output impedance is 400 kQ. {Hint: You need to use the relations: rout = 1 /(λ⋅ID); λ⋅L = constant; and expression for VDS, sat = VGS−VT} Determine the length of the device in μm. 1 point Determine the width of the device in μm. 1 point

Solution
0 0