Question

Notify Me Bookmark

The above logic circuit is composed of two cascaded MOSFET circuits. The circuit has inputs A and B, and output C. A) Which logic gate (NOT, AND, NAND, OR, NOR, XOR) best describes the function between inputs A and B and output C in the above circuit? Select only one logic gate. B) Based on the above MOSFET circuit, if inputs A = 1 and B = 1, what is output C?

The above logic circuit is composed of two cascaded MOSFET circuits. The circuit has inputs A and B, and output C. A) Which logic gate (NOT, AND, NAND, OR, NOR, XOR) best describes the function between inputs A and B and output C in the above circuit? Select only one logic gate. B) Based on the above MOSFET circuit, if inputs A = 1 and B = 1, what is output C?

Image text
The above logic circuit is composed of two cascaded MOSFET circuits. The circuit has inputs A and B, and output C. A) Which logic gate (NOT, AND, NAND, OR, NOR, XOR) best describes the function between inputs A and B and output C in the above circuit? Select only one logic gate. B) Based on the above MOSFET circuit, if inputs A = 1 and B = 1, what is output C?

Detailed Answer

1 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (1)
  • Correct answers (1)
  • Complete solution (1)
  • Step-by-step solution (1)
  • Fully explained (1)

Similar/Related Questions

A full-adder is a basic combinational block used to build complex digital circuits. It is basically a 1-bit adder, that computes the sum S and output carry Cout of two input bits, A and B, plus the initial input carry Cin. The truth table of the full-adder is shown below. Cin A B S Cout 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 1 1 1 0 0 1 1 1 1 1 1 1. Derive the logic functions for S and Cout. Use only AND, OR, and negation operators in your expressions. You can use whatever method you like (boolean algebra, Karnaugh maps, etc.). 2. Implement both of the functions as static CMOS logic gates (at most followed by an inverter). Draw the transistor-level schematics. You can assume that both the direct and negated versions of each input are available. 3. Size all the devices in the pull-up (PU) networks of your gates, so that the equivalent resistance of each PU is the same as that of a PMOS with W/L = 2. Repeat for the pull-down (PD) networks and a reference NMOS with W/L = 1. When you size a transistor network, you should always consider the input logic values that yield the worst-case equivalent resistance. Neglect the effect of internal node capacitances.
Solution
0 0

[25%] In the following Domino logic circuit, VDD = 2 V. There are parasitic capacitances of 10 fF, 10 fF, 40 fF, 20 fF and 60 fF at nodes 1, 2, 3, 4 and Y, respectively. All the NMOS transistors have an ON -resistance of 10 kΩ and a threshold voltage of 0.43 V. (a) Express X and Y as Boolean functions of inputs A, B, C, D, and E. (b) The CMOS inverter between the two dynamic gates is essential. Why? (c) How would you set the relative driving strength of the NMOS and PMOS in this inverter? Explain. (d) Consider A = B = 1 and C changing from 0 to 1 during the evaluation phase (clk is high). Estimate the propagation delay from C to node 3 using the Elmore model. (e) The above inputs come together with E = D = 0, and node 4 is initially discharged. What is the voltage at Y at the end of the evaluation phase?
Solution
0 0

Charge sharing is an important problem in dynamic circuits. Switching exposes a fixed amount of charge to a different capacitive environment. This results in node voltage change. After pre-charge stage, the output node voltage of the dynamic logic circuit in Figure 1 will be equal to VDD. During the evaluate phase, assume A = 1 and B=0. Output node will not connect to ground but the total charge on the output node (Q = C.V) will be shared by parasitic capacitance (C1) and the load capacitance (CL). So that the output voltage will drop and be equal to M1 source voltage. a. The circuit is Figure 1 is pre-charged with VDD = 3V. During evaluation stage, M1 turns on and M2 is off (A=1 and B=0). CL = 250fF, C1 = 125fF and Vt0,n=0.55V. Calculate the final voltage after charge sharing. Is M1 still conducting at this voltage? b. Repeat question a for C1 = 40fF. Calculate the final voltage after charge sharing. Is M1 still conducting at this voltage? If not, what is the value of the output voltage at this scenario? c. With A = 1 and B = 0, the output of the circuit in Fig 1 should be logic high. However, you have seen that logic high does not mean VDD for this example. Output voltage depends on the parasitic capacitance at the source node of M2. For a dynamic 2 input NAND gate, what is the maximum value that the Figure 1 output voltage can reach when A= 1 and B = 0?

Solution
0 0