Question

Notify Me Bookmark

The circuit below is a 2-input NAND gate circuit, a and b are input signals, please draw the truth table of this 2-input NAND circuit and make the circuit complete.

The circuit below is a 2-input NAND gate circuit, a and b are input signals, please draw the truth table of this 2-input NAND circuit and make the circuit complete.

Image text
The circuit below is a 2-input NAND gate circuit, a and b are input signals, please draw the truth table of this 2-input NAND circuit and make the circuit complete.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

The circuit in Figure 1 is an NMOS switch circuit. Assume VDD = 5 V, γ = 0.4 V1/2, 2∣φf∣ = 0.6 V, VTO = 1 V, kn′ = 100 μA/V2, (W/L) = 10, and λ = 0.1 V−1. The channel length modulation is applicable only in the saturation region. a. Determine the charging current to CL right after the rising edge of the input. Assume that the capacitor is completely discharge at the beginning of the transition. Make sure that you include all applicable device parameters in your calculations. b. Determine the charging current to CL when the output voltage is at 50% of VDD. Again, make sure that you include all applicable device parameters in your calculation. c. Use the results from parts a and b to estimate the low-to-high propagation delay (tpLH) of the NMOS switch in Figure 1. d. Use PSPICE and measure the tpLH of the circuit in Figure 1 and compare your results with part c. (Hint: the .model for this device is shown below of this page)
Solution
1 0

A full-adder is a basic combinational block used to build complex digital circuits. It is basically a 1-bit adder, that computes the sum S and output carry Cout of two input bits, A and B, plus the initial input carry Cin. The truth table of the full-adder is shown below. Cin A B S Cout 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 1 1 1 0 0 1 1 1 1 1 1 1. Derive the logic functions for S and Cout. Use only AND, OR, and negation operators in your expressions. You can use whatever method you like (boolean algebra, Karnaugh maps, etc.). 2. Implement both of the functions as static CMOS logic gates (at most followed by an inverter). Draw the transistor-level schematics. You can assume that both the direct and negated versions of each input are available. 3. Size all the devices in the pull-up (PU) networks of your gates, so that the equivalent resistance of each PU is the same as that of a PMOS with W/L = 2. Repeat for the pull-down (PD) networks and a reference NMOS with W/L = 1. When you size a transistor network, you should always consider the input logic values that yield the worst-case equivalent resistance. Neglect the effect of internal node capacitances.
Solution
0 0

Charge sharing is an important problem in dynamic circuits. Switching exposes a fixed amount of charge to a different capacitive environment. This results in node voltage change. After pre-charge stage, the output node voltage of the dynamic logic circuit in Figure 1 will be equal to VDD. During the evaluate phase, assume A = 1 and B=0. Output node will not connect to ground but the total charge on the output node (Q = C.V) will be shared by parasitic capacitance (C1) and the load capacitance (CL). So that the output voltage will drop and be equal to M1 source voltage. a. The circuit is Figure 1 is pre-charged with VDD = 3V. During evaluation stage, M1 turns on and M2 is off (A=1 and B=0). CL = 250fF, C1 = 125fF and Vt0,n=0.55V. Calculate the final voltage after charge sharing. Is M1 still conducting at this voltage? b. Repeat question a for C1 = 40fF. Calculate the final voltage after charge sharing. Is M1 still conducting at this voltage? If not, what is the value of the output voltage at this scenario? c. With A = 1 and B = 0, the output of the circuit in Fig 1 should be logic high. However, you have seen that logic high does not mean VDD for this example. Output voltage depends on the parasitic capacitance at the source node of M2. For a dynamic 2 input NAND gate, what is the maximum value that the Figure 1 output voltage can reach when A= 1 and B = 0?

Solution
0 0