Question

Notify Me Bookmark

The circuit of Figure 3 has a voltage supply VDD with power budget of 6 mW (Assume the circuit uses all of it). RD = 200Ω, Rs = 30Ω If C1 is large, R1+R2 draws 5% of the power budget and the voltage drop across RS is equal to the overdrive voltage, complete the following (a) Sketch the smalll signal model (b) Design the circuit for a voltage gain (Vout/Vin ) with a magnitude of 5 (Find, gm, (W/L)1, R1, and R2

The circuit of Figure 3 has a voltage supply VDD with power budget of 6 mW (Assume the circuit uses all of it). RD = 200Ω, Rs = 30Ω If C1 is large, R1+R2 draws 5% of the power budget and the voltage drop across RS is equal to the overdrive voltage, complete the following (a) Sketch the smalll signal model (b) Design the circuit for a voltage gain (Vout/Vin ) with a magnitude of 5 (Find, gm, (W/L)1, R1, and R2

Image text
The circuit of Figure 3 has a voltage supply VDD with power budget of 6 mW (Assume the circuit uses all of it). RD = 200Ω, Rs = 30Ω If C1 is large, R1+R2 draws 5% of the power budget and the voltage drop across RS is equal to the overdrive voltage, complete the following (a) Sketch the smalll signal model (b) Design the circuit for a voltage gain (Vout/Vin ) with a magnitude of 5 (Find, gm, (W/L)1, R1, and R2

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the following two problems, the supply voltage VDD is 3.3 V, and the MOSFET transistors have VTH = 0.5 V, μnCox = 200 μA/V2, and λ = 0. (a) Design this common-source (CS) amplifier with the following constraints. That is, determine the W/L ratio for the MOSFET transistor (M1) and the resistance values for RD, RE, and R2. −RS = 200 Ω and R1 = 100 kΩThe amplifier must provide a small-signal gain ( = vout/vin) of 10. The maximum power budget is 5 mW. At DC, the voltage drop across RE is 0.5 V. The gate overdrive ( = VGS−VTH) of M1 is 0.2 V. (b) Now design this source-follower (SF) stage driving an 8 Ω speaker. RG is 100 kΩ. Determine the W/L ratio of the transistor M2 and the resistance value RS that bias the transistor at gm = 0.15 Ω−1 and ID = 30 mA. Also, calculate the small-signal gain (AVv = vout /vin ) of this SF stage driving the 8 Ω speaker.

Solution
0 0

An NMOS amplifier is shown in Figure 1. Transistor M1 is biased in the saturation region for an amplifier application. The circuit is biased with a resistive voltage divider consisting of R1 and R2, a source degeneration resistor RS, and a load resistor RD. The drain bias current for the design is ID = 500 μA and VDS is 1.625 V. The device parameters are: L = 0.5 μm, W = 10 μm, kn’ = 200 μA/V2, Vtn = 0.5 V, and λn = 0. analyze the frequency response of the amplifier. a) Draw a midband small signal ac equivalent circuit model for the amplifier. For midband you can assume the reactance of Cin is sufficiently low that it is a short circuit. b) Derive an expression for the midband voltage gain transfer function Vout /Vsig. The amplified output signal is taken from the drain terminal and Vout = Vd. Write your gain function in terms of variables only. c) Evaluate the midband gain and calculate a value both in V/V and dB. d) Analyze the frequency response of the input network including the capacitor Cin. Find an expression for the transfer function H1(jω) = Vg/Vsig. e) Evaluate H1(jω) = Vg/Vsig and make a Bode plot of the magnitude of H1(jω). The x-axis is ω (log scale) and the y-axis is the magnitude in dB. f) Use the LTSPICE circuit template and verify the frequency response of the amplifier circuit. Include a copy of the schematic and the frequency response plot. Use 20 points per decade and a frequency span of 0.1 Hz to 100 Hz.
Solution
0 0

In this problem, we design a two-stage op amp based on the topology shown in Fig. Q1. Assume a power budget of 6 mW, a required output swing of 2.5 V, and Leff = 0.5µm for all devices. a) Allocating a current of 1 mA to the output stage and roughly equal overdrive voltages to M5 and M6, determine (W/L)5 and (W/L)6. Note that the gate-source capacitance of M5 is in the signal path, whereas that of M6 is not. Thus, M6 can be quite a lot larger than M5. b) Calculate the small-signal gain of the output stage. c) With the remaining 1 mA flowing through M7, determine the aspect ratio of M3 (and M4) such that VGS3 = VGS5. This is to guarantee that if Vin = 0 and hence VX = VY, then M5 carries the expected current. d) Calculate the aspect ratios of M1 and M2 such that the overall voltage gain of the op amp is equal to 500.
Solution
0 0