Question

Notify Me Bookmark

The circuit shown in Figure 7 is supposed to work as an inverter where it has the following values for its parameters: VDD = 1.8V, lambda_1 = lambda_2 = 0, unCox = 100 uA/V2, upCox = 50 uA/V2, VTH,N=0.4V, VTH,P= -0.5V. (W/L)2 = 3/0.18 1. Assuming that vout,min = 0.1 V when vin = VDD, determine the mode of the transistors M1 and M2. 2. Using the previous results, determine the value of (W/L)1 that will guarantee that vout, min = 0.1 V, when vin = VDD.

The circuit shown in Figure 7 is supposed to work as an inverter where it has the following values for its parameters: VDD = 1.8V, lambda_1 = lambda_2 = 0, unCox = 100 uA/V2, upCox = 50 uA/V2, VTH,N=0.4V, VTH,P= -0.5V. (W/L)2 = 3/0.18 1. Assuming that vout,min = 0.1 V when vin = VDD, determine the mode of the transistors M1 and M2. 2. Using the previous results, determine the value of (W/L)1 that will guarantee that vout, min = 0.1 V, when vin = VDD.

The circuit shown in Figure 7 is supposed to work as an inverter where it has the following values for its parameters: VDD = 1.8V, lambda_1 = lambda_2 = 0, unCox = 100 uA/V2, upCox = 50 uA/V2, VTH,N=0.4V, VTH,P= -0.5V. (W/L)2 = 3/0.18 1. Assuming that vout,min = 0.1 V when vin = VDD, determine the mode of the transistors M1 and M2. 2. Using the previous results, determine the value of (W/L)1 that will guarantee that vout, min = 0.1 V, when vin = VDD.

Image text
The circuit shown in Figure 7 is supposed to work as an inverter where it has the following values for its parameters: VDD = 1.8V, lambda_1 = lambda_2 = 0, unCox = 100 uA/V2, upCox = 50 uA/V2, VTH,N=0.4V, VTH,P= -0.5V. (W/L)2 = 3/0.18 1. Assuming that vout,min = 0.1 V when vin = VDD, determine the mode of the transistors M1 and M2. 2. Using the previous results, determine the value of (W/L)1 that will guarantee that vout, min = 0.1 V, when vin = VDD.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up

Similar/Related Questions

Current Mirrors (35 points) This problem introduces current mirrors, which will be covered in more details in future lectures. Consider the circuit shown below (Figure 2). (W/L)1 = 1, (W/L)2 = 5, Rref = 50 kΩ, ignore channel length modulation unless otherwise stated. Assume L1 = L2 = 1 μm. Figure 2 a) (5 points) Assume RL = 10 kΩ. Calculate IL, the current flowing through RL. What is the current mirroring ratio ( IL over Iref , where Iref is the current through Rref )? We want the current mirror to provide a load-independent current as much as possible, so check that M2 is in saturation. b) (5 points) Determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio you calculated in part a). Hint: for the current mirror to function as desired, transistor saturation should be maintained. c) (5 points) Channel length modulation introduces load-dependent errors in the mirroring ratio. Using λ = 0.1 V−1 for L = 1 μm, estimate the percentage error in the mirroring ratio. Here, set RL to its maximum value you got in part b ), and assume that we want the same IL as in parts a) and b). Hint: what should be the new VX and Iref ? d) (4 points) Compute the output resistance, Rout, , looking into the drain of M2. Use λ = 0.1 V−1 and assume the same IL as in parts a) through c). e) (5 points) Now consider redesigning the previous current mirror with source-degenerated transistors as shown in Figure 3. Ignore channel length modulation and body effect ( Assume bulk is tied to source). Transistor sizes remain the same, (WL)1 = 1 and (WL)2 = 5. This circuit has been designed to have the same Iref as in part a). What should the value of Rs2 be if we want the same current mirroring ratio as in a)? f) (5 points) Similarly to part b, determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio as in part e). g) (4 points) Now compute the output resistance, Rout , looking into the drain of M2 (using λ = 0.1 V−1 ). Assume IL as used in parts e) and f ). h) (2 points) Comparing the minimum output voltage and the output resistance of these two current mirrors, comment on the advantages and disadvantages of using source degeneration in a current mirror. Figure 3 Current Mirrors (35 points) This problem introduces current mirrors, which will be covered in more details in future lectures. Consider the circuit shown below (Figure 2). (W/L)1 = 1, (W/L)2 = 5, Rref = 50 kΩ, ignore channel length modulation unless otherwise stated. Assume L1 = L2 = 1 μm. Figure 2 a) (5 points) Assume RL = 10 kΩ. Calculate IL, the current flowing through RL. What is the current mirroring ratio ( IL over Iref , where Iref is the current through Rref )? We want the current mirror to provide a load-independent current as much as possible, so check that M2 is in saturation. b) (5 points) Determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio you calculated in part a). Hint: for the current mirror to function as desired, transistor saturation should be maintained. c) (5 points) Channel length modulation introduces load-dependent errors in the mirroring ratio. Using λ = 0.1 V−1 for L = 1 μm, estimate the percentage error in the mirroring ratio. Here, set RL to its maximum value you got in part b ), and assume that we want the same IL as in parts a) and b). Hint: what should be the new VX and Iref ? d) (4 points) Compute the output resistance, Rout, , looking into the drain of M2. Use λ = 0.1 V−1 and assume the same IL as in parts a) through c). e) (5 points) Now consider redesigning the previous current mirror with source-degenerated transistors as shown in Figure 3. Ignore channel length modulation and body effect ( Assume bulk is tied to source). Transistor sizes remain the same, (WL)1 = 1 and (WL)2 = 5. This circuit has been designed to have the same Iref as in part a). What should the value of Rs2 be if we want the same current mirroring ratio as in a)? f) (5 points) Similarly to part b, determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio as in part e). g) (4 points) Now compute the output resistance, Rout , looking into the drain of M2 (using λ = 0.1 V−1 ). Assume IL as used in parts e) and f ). h) (2 points) Comparing the minimum output voltage and the output resistance of these two current mirrors, comment on the advantages and disadvantages of using source degeneration in a current mirror. Figure 3

Solution
0 0

The introduction to basic logic-circuit concepts that apply to MOSFET circuits is the most popular technology for implementation of digital systems. The two families of MOS logic circuits introduce are NMOS and CMOS (a) Given a NMOS inverter with a current source pull-up using the following specification data: μnCox = 50 μA/V2, μpCox = 25 μA/V2 VTn = −VTp = 1 V, VDD = 5 V, Ln = Lp = 1.5 μm λn = λp = 0.1 V−1 Find the width of the device so its saturation current is 200 μA when VB = 3 V. (5 marks) ii. Calculate the required width of the n-channel device so VOUT is 0.05 V when VIN is 5 V. (5 marks) (b) Consider a simple NMOS inverter with a resistor pull-up as shown in Figure 5 using the following specification data. i. Determine the value of pull-up resistor, R for the inverter. (4 marks) ii. Find the required value for fabrication width and length, (W/L). ( 6 marks) μnCox = 100 μA/V2, VTn = −VTp = 1 V V1 = 5 V, VDD = 5 V, VO = 50 mV, rDS = 50 ohm
Solution
0 0

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0