Question

Notify Me Bookmark

The cross section of a p-type enhancement mode MOSFET is shown in the following figure. Determine the source-to-drain voltage required to vias a p-channel enhancement-mode MOSFET in the saturation region. It is given that Kp = 0.2 mA/V2, VTP = −0.50 volt, and iD = 0.50 mA.

The cross section of a p-type enhancement mode MOSFET is shown in the following figure. Determine the source-to-drain voltage required to vias a p-channel enhancement-mode MOSFET in the saturation region. It is given that Kp = 0.2 mA/V2, VTP = −0.50 volt, and iD = 0.50 mA.

Image text
The cross section of a p-type enhancement mode MOSFET is shown in the following figure. Determine the source-to-drain voltage required to vias a p-channel enhancement-mode MOSFET in the saturation region. It is given that K p = 0.2 m A / V 2 , V T P = − 0.50 volt, and i D = 0.50 m A .

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

You are tasked with designing the capacitively coupled MOSFET amplifier circuit in Figure 4. The internal capacitances of the MOSFET are negligible. Assume that the frequency of the input signal is sufficiently large such that; the coupling capacitors behave as short circuits to the signal component. The MOSFET has threshold voltage Vt = 1 V and transconductance parameter kn = 2 A/V2. i) If the DC voltage at the drain is required to be 5 V. Determine the range of DC voltages at the gate, that will keep the MOSFET in saturation mode? ii) Determine suitable values for RG1, RG2 and RD in order to keep the DC voltage of the gate at 3.5 V. You may use the following equation for the drain current of a MOSFET in saturation region. iD = kn/2(vGS - Vt)2 iii) Determine the range of input signal voltages vi, that could keep the MOSFET in saturation region for the values of RG1,RG2 and RD determined in question 2) b) ii).
Solution
2 0

(a) Figure Q2(a) shows a differential amplifier with a current source at the bottom. It is given that VDD = VSS = 15 V, ISS = 300 μA, Early effect can be ignored (λ = 0), Kn = 400 μA/V2 and VTN = 1 V. You may assume MOSFET in saturation region. (i) For single ended outputs, draw the half-circuits and derive the algebraic equations for the differential mode and common-mode gains as well as CMRR. [6 Marks] (ii) For the above case of single ended output, what should be the value of Rss to get CMRR = 100? [4 Marks] Figure Q2(a) (b) Figure Q2(b) shows a MOSFET based current mirror. Draw the AC small signal model and derive an equation for output resistance Rout as shown in the figure. You can keep your answer in terms of gm, ro etc but denote the subscript 1,2,3 etc to indicate which transistor. In other words, denote transconductance of M2 by writing gm2 and so on. [6 marks] (c) Draw the diagram of a BJT based Class B push-pull power amplifier and derive the maximum possible power efficiency of this circuit. You may ignore crossover distortion and assume |VCE(sat)| = 0 V. [9 marks]
Solution
0 0

In the following CMOS inverter logic gate, assume the transistor size of (W/L)n = 0.8 μm/0.20 μm and (W/L)p = 1.6 μm/0.20 μm and VDD = 3.0 V. (a). Determine the operation modes (e. g. cut-off, linear or saturation) of the NMOS and PMOS transistors respectively at Vin = 0.2 V, 0.9 V, 1.5 V, 2.1 V, and 2.8 V. Using a table to list the operation modes is recommended. (Note: You may need to do multiple calculations for the data point Vin = 1.5 V with Vin = 1.4 V or 1.6 V). (b). Using the tabulated results in (a) or otherwise, determine the current flowing through both the NMOS and PMOS transistors at the different input voltage Vin in (a). (c). Using Matlab or Excel, plot a graph of the current against the input voltage Vin. (d). Using the above results in (a) and (b) or otherwise, determine the output voltage Vout at the different input voltage Vin in (a). (e). Using Matlab or Excel, plot a graph of the voltage transfer characteristics (VTC) (i. e. output voltage Vout versus input voltage Vin ) of the CMOS inverter with the five sets of data points obtained. It is given that the threshold voltage VTon = 0.50 V and μnCox = 430 μA/V2 for the NMOS transistor while VTop = −0.50 V and μpCox = 210 μA/V2 for the PMOS transistor. Assume the long-channel approximation of the MOSFET and there is no body effect (i. e. the body terminal of the MOSFETs are properly connected respectively to ground and VDD).
Solution
0 0