Question

Notify Me Bookmark

The differential amplifier depicted in the following figure employs two current mirrors to establish the bias for the input and load de-vices. Assume W/L = 10 μm/0.18 μm for M1 M6. The input CM level is equal to 1.2 V. (a) Select (W/L)7 so as to set the output CM level to 1.5 V. (Assume L7 = 0.18 μm.) (b) Determine the small-signal differential gain of the circuit. (c) Plot the differential input/output characteristic.

The differential amplifier depicted in the following figure employs two current mirrors to establish the bias for the input and load de-vices. Assume W/L = 10 μm/0.18 μm for M1 M6. The input CM level is equal to 1.2 V. (a) Select (W/L)7 so as to set the output CM level to 1.5 V. (Assume L7 = 0.18 μm.) (b) Determine the small-signal differential gain of the circuit. (c) Plot the differential input/output characteristic.

Image text
The differential amplifier depicted in the following figure employs two current mirrors to establish the bias for the input and load de-vices. Assume W/L = 10 μ m / 0.18 μ m for M1M6. The input CM level is equal to 1.2 V . (a) Select ( W / L ) 7 so as to set the output C M level to 1.5 V . (Assume L 7 = 0.18 μ m .) (b) Determine the small-signal differential gain of the circuit. (c) Plot the differential input/output characteristic.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Problem 1 : The differential amplifier in the following figure utilizes a resistor Rss to establish a 1−mA dc bias current. Note that this amplifier uses a single 5−V supply and thus the dc common-mode voltage VCM cannot be zero. Transistor Q1 and Q2 have kn′W/L = 2.5 mA/V2, Vt = 0.7 V, and λ = 0. (a) Find the required value of VCM. (b) Find the value of RD that results in a differential gain Ad of 8 V/V. (c) Determine the dc voltage at the drains. (d) Design the single-ended-output common-mode gain ΔVD1/ΔVCM. (Hint: You need to take 1/gm into account. ) (e) Use the common-mode gain found in (d) to determine the change in VCM that results in Q1 and Q2 entering the triode region.

Solution
0 0

We will design a differential-input single-ended-output amplifier using IBM 0.13 μm CMOS process. Below is the amplifier circuit. Follow Cadence tutorial available on elearning, start Cadence software with the IBM 0.13 μm technology file and create the above circuit in the schematic view. Set ISS = 5 μA and VDD = 2.4 V, design (1) W/L ratios of Mb1 and Mb2 such that ID, Mb2 = 10 μA and (2) W/L ratios of M1−M4 such that they all operate in the saturation region with the input common-mode voltage as 1.2 V. a. Check your DC operating points of the circuit by using DC analysis; b. Check region, vdsat, id, gm and rout of M1−M4 by using DC analysis; c. Simulate DC power consumption of the amplifier by finding total current coming from VDD and verify if it is about 36 μW; d. Based on results from (a) and (b), estimate the DC gain vo/vid of the amplifier; e. Construct the amplifier in the unity-gain feedback configuration, perform DC sweep of the input common-mode voltage from 0 to 2.4 V and then plot VO to determine the input common-mode range of the amplifier. Add a load capacitor CL of 1.5 pF at output VO, then perform AC analysis. a. Plot magnitude and phase plots of the voltage gain; b. Verify if DC gain of the amplifier matches the value obtained from your estimated value in 2)(d); c. Verify if the unity-gain frequency matches with your calculated value; d. Verify if the phase shift at the unity-gain frequency is about 90 degree.

Solution
0 0

Figure Q2 shows a BJT differential amplifier stage that uses a tail resistor, RO, to provide a bias current, IQ. Transistor parameters are VBE(on) = 0.7 V, β = 100, and VA = ∞. Also, Vcc = 15 V, −VEE = −15 V, RO = 56 kΩ, and RC = 15 kΩ. Figure Q2: Differential Amplifier (a) To calculate the transistor Q-points, what are the values you would assume for vB1 and vB2 ? (b) Determine the bias currents, IC1 and IC2, of the amplifier. (c) For a single-sided output, determine the differential-mode voltage gain (Ad), the commonmode voltage gain (Acm), the differential input impedance (Rid), the common-mode input impedance (Ricm), and the common-mode rejection ratio (CMRR) in dB for the differential amplifier. Assume a signal source resistance of 50 Ω on each input. (d) Will changing RC affect the amplifier CMRR? (e) Suggest two changes to this amplifier each of which would allow the CMRR to be increased. For each, give a reason why the change would have the desired effect.

Solution
0 0