Question

Notify Me Bookmark

The following circuit can be used to illustrate a common-source MOSFET amplifier with load RL and CL. Assume Avo = 50, Ro = 1 kohm, RL = 10 kohm, CL = 3nF. What is the magnitude of voltage gain Av = Vo/Vi (in dB ) when frequency of the source voltage is 1MHz. (a) 8.5 dB (b) 24.4 dB (c) 33.2 dB (x) For the voltage amplifier shown in question (ix), what is the phase angle of the voltage gain Av = Vo/Vi ? (a) -0.98 (b) -45 (c) -86.7

The following circuit can be used to illustrate a common-source MOSFET amplifier with load RL and CL. Assume Avo = 50, Ro = 1 kohm, RL = 10 kohm, CL = 3nF. What is the magnitude of voltage gain Av = Vo/Vi (in dB ) when frequency of the source voltage is 1MHz. (a) 8.5 dB (b) 24.4 dB (c) 33.2 dB (x) For the voltage amplifier shown in question (ix), what is the phase angle of the voltage gain Av = Vo/Vi ? (a) -0.98 (b) -45 (c) -86.7

Image text
The following circuit can be used to illustrate a common-source MOSFET amplifier with load RL and CL. Assume Avo = 50, Ro = 1 kohm, RL = 10 kohm, CL = 3nF. What is the magnitude of voltage gain Av = Vo/Vi (in dB ) when frequency of the source voltage is 1MHz. (a) 8.5 dB (b) 24.4 dB (c) 33.2 dB (x) For the voltage amplifier shown in question (ix), what is the phase angle of the voltage gain Av = Vo/Vi ? (a) -0.98 (b) -45 (c) -86.7

Detailed Answer

1 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (1)

Similar/Related Questions

For the following circuit, n-MOSFET Q1 works as a common source (CS) amplifier while Q2 and Q3 work as a current mirror. These transistors are identical with Vt = 2 V, kn = μnC0 x(W/L) = 2 mA/V2, VA = 100 V, and VDD = VSS = 5 V. (5%) (a) To make sure the resistance of the current mirror is large enough, we would like to have the output resistance (for Q3)r0 = VA/ID = 100 kΩ. Please find the corresponding Rref . (15%) (b) Followed by (a), if the open-circuit gain ( Aw without Rt ) of the CS amplifier is designed to be Avo = −10. What is RD ? What are the corresponding VD and VS for Q1? (5%) (c) Followed by (b), if now the load RL is connected at the drain with a capacitor CL = 100 nF, what is the minimal RL to operate this circuit at low frequency f(L(dB) < 500 Hz. Figure 3
Solution
0 0

In this amplifier circuit, the high and low DC voltage sources are: VDD = 5 V and VSS = −5 V respectively. Consider that all three external capacitors have high values. The PMOS transistor has a threshold voltage equal to Vt = −1 V and kp = kp′(W/L) = 0.4 mA/V2, and the NMOS transistor has a threshold voltage Vt = 1 V and a kn = kn′(W/L) = 2 mA/V2. It was shown in HW#7 that the DC drain voltage of the PMOS transistor is −0.2 V and the DC source of the NMOS transistor is −2 V. a) Perform the small signal analysis of this circuit and determine the voltage gain: AV = Vo/Vi b) Determine the input and output resistance of this amplifier Rin and Rout . c) Discuss what is the purpose of the part of the circuit between CC2 and CC3 which includes the NMOS transistor in this amplifier design. d) Determine the parameters of a simple voltage amplifier model (discussed in chapter 1) which will represent this amplifier. Note that the parameters of the simple voltage amplifier excludes any series resistance of the external source ( Vi ) (in this case it is zero anyway) and the load resistance (in this case RL = 2 kΩ ). e) Using the simple model from part (c) determine the voltage gain AV = Vo/Vi and see if it agrees with the answer of part (a). VDD
Solution
0 0

In this question, we will study the source follower cascaded by a CS stage. Neglect body effect and channel length modulation. (a) First we carry out a dc analysis on the CS stage. In the CS stage circuit shown in Figure 1, assume μnCox(W/L)1 = μpCox(W/L)2 = 1mA/V2, VTN = 0.7V, VTP = −1V, VDD = 2.5V. Calculate I1 and VOUT such that M1 operates in saturation with VGS1 = 0.8 V. What is VIN if M1 is at the edge of saturation? (b) Then we do small signal analysis on the CS stage. In the circuit shown in Figure 1, derive the small signal voltage gain Av = vout/vin. What is the maximum dc level of Vin for which M1 remains saturated? Express VIN by VDD, gate-source voltages and threshold voltages of M1 and M2. (c) To accommodate an input de level close to VDD, we further cascade it with a source follower as shown in Figure 2. Derive the small signal gain vout/vin. If VIN = VDD, what relationship between the gate-source voltages of M2 and M3 guarantees that M1 is saturated?
Solution
1 0