Question

Notify Me Bookmark

The following figure contains a pass-gate logic network, assume long channel transistors. a. Determine the truth table for the circuit. What logic function does it implement? b. Assuming 0 and 2.5 V inputs, size the PMOS transistor to achieve a VOL = 0.3 V. Take VDD = 2.5v c. If the PMOS were removed, would the circuit still function correctly? Does the PMOS transistor serve any useful purpose? - NMOS VTo = 0.4 v, k′ = 100 μA/V2 - PMOS VTo = −0.4 v, k = 40 μA/V2

The following figure contains a pass-gate logic network, assume long channel transistors. a. Determine the truth table for the circuit. What logic function does it implement? b. Assuming 0 and 2.5 V inputs, size the PMOS transistor to achieve a VOL = 0.3 V. Take VDD = 2.5v c. If the PMOS were removed, would the circuit still function correctly? Does the PMOS transistor serve any useful purpose? - NMOS VTo = 0.4 v, k′ = 100 μA/V2 - PMOS VTo = −0.4 v, k = 40 μA/V2

Image text
The following figure contains a pass-gate logic network, assume long channel transistors. a. Determine the truth table for the circuit. What logic function does it implement? b. Assuming 0 and 2.5 V inputs, size the PMOS transistor to achieve a VOL = 0.3 V. Take VDD = 2.5v c. If the PMOS were removed, would the circuit still function correctly? Does the PMOS transistor serve any useful purpose? - NMOS VTo = 0.4 v, k′ = 100 μA/V2 - PMOS VTo = −0.4 v, k = 40 μA/V2

Detailed Answer

1 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (1)
  • Correct answers (1)
  • Complete solution (1)
  • Step-by-step solution (1)
  • Fully explained (1)

Similar/Related Questions

Problem 3: Consider the following circuit which shows a pass-gate logic network. (a) Determine the truth table for the circuit. What logic function does it implement? (b) Assuming 0 and 2.5 V inputs, size the PMOS transistor to achieve an output node (OUT) voltage, VOL = 0.2 V. (VTHP = VTHN = 0.5 V ) Assume VOL is small enough so that higher order terms of VOL can be neglected in the IDs expression of NMOS transistors. Also, assume μn/μp = 2. (c) What will be problem(s) if the PMOS is removed?
Solution
0 0

For the logic network shown below, μnCox = 115×10−6 A/V2, VTN = 0.43 V, μpCox = 30×10−6 V/A2, VTP = −0.4 V, VDD = 2.5 V. W/L = 1.5 μm/0.25 μm for MN1 and MN2. Neglect channel length modulation. What logic family does this circuit belong to? Determine the truth table and implemented logic function. Assuming the low and high voltage levels are 0 V and 2.5 V, determine the size of the PMOS so that VOL = 0.2 V What purpose does the PMOS serve in this circuit? What happens if it is removed? What are the advantages and disadvantages of this circuit versus the CMOS implementation with pull-up and pull-down networks?

Solution
0 0

For the following problem, neglect body effect, Cgd and ro, but consider Cgs and use long-channel equations in transistors. Assume L = 0.7 μm for both transistors. The other circuit component values are the following: Rb = 4 kΩ, Rd = 50 Ω, Lg = 10 nH, Ls = 0.5 nH, RS = 50 Ω. The frequency of operation is 2.4 GHz. Ci may be considered as a short circuit at the frequency of operation. Rb is high enough that can be considered as an open circuit for small signal. (a) Symbolically, calculate the input impedance Zi. (b) Calculate the required overdrive voltage in M2 to make the real part of Zi equal to 50 Ω. (c) Calculate W2 to make Zi = 50 Ω. (d) Calculate ID and W1 to make Iref = ID/10. (e) Calculate the DC component at v0. (f) Numerically calculate the small-signal gain, av = vo/vi. (g) Calculate vo if vs = 1 mV peak. (h) Symbolically, calculate the noise figure of this amplifier. (i) Calculate F in dB. CMOS process data: VDD = 1.8 V. For NMOS, Vthn = 0.4V, μn = 400 cm2/Vs, Cox = 9 fF/μm2 and γn = 1. The parameters for PMOS transistors are k′ = μpCox = 90 μA/V2, Vthp = −0.4V and γp = 0.8.
Solution
0 0