Question

Notify Me Bookmark

The Transistors in the circuit given below are characterized by: Vtn = 0.6 V, kn′ = 100 μA/V2, VA−20 V, and (W/L) for Q1 = 40. If VDD = 3.3 V, calculate the following: (a) The value of the resistor R that sets IREF to 200 μA (b) (W/L) for Q2 to set the output current Io to 800 μA

The Transistors in the circuit given below are characterized by: Vtn = 0.6 V, kn′ = 100 μA/V2, VA−20 V, and (W/L) for Q1 = 40. If VDD = 3.3 V, calculate the following: (a) The value of the resistor R that sets IREF to 200 μA (b) (W/L) for Q2 to set the output current Io to 800 μA

Image text
  1. The Transistors in the circuit given below are characterized by: V t n = 0.6 V , k n ′ = 100 μ A / V 2 , V A − 20 V , and ( W / L ) for Q 1 = 40 . If V D D = 3.3 V , calculate the following: (a) The value of the resistor R that sets I R E F to 200 μ A (b) (W/L) for Q 2 to set the output current Io to 800 μ A

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Figure 3 shows an amplifier with a current mirror as an active load. The MOSFETs have the following parameters: Vtn = −Vtp = 0.6 V, kn′ = 200 μA/V2, kp′ = 65 μA/V2, VA(NMOS) = 20 V, VA(PMOS) = 10 V, VT = 26 mV, R1 = 7 kΩ, R2 = 10 kΩ, L = 0.4 μm and W = 4 μm. The base-emitter forward voltage, VBE, of transistor Q4 is 0.7 V. The forward voltage drop for both D1 and D2 is 0.7 V. The supply voltage, VDD = 3 V. Assume the base current of Q4 is negligible compared to the emitter and collector currents of Q4, with all the transistors biased in the active region. (a) Identify the transistors forming the current mirror. (b) Calculate the value of IREF . (c) Calculate the output resistances of transistors Q1 and Q2.
Solution
0 0

The circuit in Figure 1 is an NMOS switch circuit. Assume VDD = 5 V, γ = 0.4 V1/2, 2∣φf∣ = 0.6 V, VTO = 1 V, kn′ = 100 μA/V2, (W/L) = 10, and λ = 0.1 V−1. The channel length modulation is applicable only in the saturation region. a. Determine the charging current to CL right after the rising edge of the input. Assume that the capacitor is completely discharge at the beginning of the transition. Make sure that you include all applicable device parameters in your calculations. b. Determine the charging current to CL when the output voltage is at 50% of VDD. Again, make sure that you include all applicable device parameters in your calculation. c. Use the results from parts a and b to estimate the low-to-high propagation delay (tpLH) of the NMOS switch in Figure 1. d. Use PSPICE and measure the tpLH of the circuit in Figure 1 and compare your results with part c. (Hint: the .model for this device is shown below of this page)
Solution
1 0

The MOS transistors have the following characteristics: nMOS:Vtn = 0.7 V, Kn′ = 200 μA/V2. Assume VDD = 5 V. The required current ID1 = 100 μA the output voltage ( Vout) should be allowed to swing to a low of 0.2 V and the DC value of VOUT = 2.5 volts. Also design for current IREF = 50 μA. (a) Find the (W/L) ratio of all transistors and (ii) the resistor R. For this part you may assume there is no channel length modulation. ( 25 points). (b) Show a clean and labeled small signal equivalent circuit with the values shown. Assume all transistors have |λ| = 0.02 V1 (10 points) (c) Find both an expression and the numerical value for the small signal gain vo/vin, and Rout . 15 points)
Solution
0 0