Question

Notify Me Bookmark

Unless otherwise stated, assume that VCC = 10 V, VEE = -10 V and that βn = 200. The diode is a standard silicon diode. You may use the constant voltage drop model for any pn-junctions. a. If Vin = 3 V, what is Vout? b. If Vin = 3 V, and VCC = 1 V, what is Vout? What is the status of every pn-junction in the circuit? (Don't forget the diode). c. If Vin = 3 V, VCC = 10 V, and VEE = 0 V, what is the collector current of the BJT? What is the current through the diode? How do these quantities compare with the same values for part (a)?

Unless otherwise stated, assume that VCC = 10 V, VEE = -10 V and that βn = 200. The diode is a standard silicon diode. You may use the constant voltage drop model for any pn-junctions. a. If Vin = 3 V, what is Vout? b. If Vin = 3 V, and VCC = 1 V, what is Vout? What is the status of every pn-junction in the circuit? (Don't forget the diode). c. If Vin = 3 V, VCC = 10 V, and VEE = 0 V, what is the collector current of the BJT? What is the current through the diode? How do these quantities compare with the same values for part (a)?

Image text
  1. Unless otherwise stated, assume that V C C = 10 V , V E E = -10 V and that β n = 200 . The diode is a standard silicon diode. You may use the constant voltage drop model for any pn-junctions. a. If V in = 3 V , what is V out ? b. If V in = 3 V , and V C C = 1 V , what is V out ? What is the status of every pn-junction in the circuit? (Don't forget the diode). c. If V in = 3 V , V C C = 10 V , and V E E = 0 V , what is the collector current of the BJT? What is the current through the diode? How do these quantities compare with the same values for part (a)?

Detailed Answer

1 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (1)
  • Complete solution (1)
  • Step-by-step solution (1)
  • Fully explained (1)

Similar/Related Questions

Question: For the AC equivalent circuit of a common-emitter BJT amplifier shown in Figure 1, assume that VCC = 10 V, VBE = 0.7 V, RS = 5 kΩ, RB = 100 kΩ, RL = 1 kΩ, Cb'e = 2 pF, Ccb′ = 1 pF, and CL = 1 pF. Assume bias current IB = 25 μA, Boltzmann's constant k = 1.38×10−23 J/K, q = 1.6 ×10−19 C, T = 300 K, VT = 26 mV, β = 100, rbb' = 100 Ω, and ignore ro. Assuming the equivalent noise bandwidth is 100 kHz, and neglecting the flicker noise and capacitive effect. Note: For the BJT biased on the forward active region: rπ = VT/IB, gm = IC/VT. (a) Calculate the total equivalent input rms noise voltage and current by looking into node a. (b) Calculate the total equivalent input rms noise voltage and current by looking into node b. (c) Discuss if a transformer (with turn ratio I:N) can be incorporated into point b to minimize the total input referred noise? If yes, what is the N to be? Figure 1
Solution
0 0

For the two-stage OTA below, assume that Iref = 50 μA and that all transistors are designed for |Veff|= 0.2 V. Assume: |Vt|= 0.5 V for all devices, Vdd = 3 V, M5 and M7 are 2X larger than M8, λ = 0.2V-1. 1. Calculate the total power consumption of this OTA. 2. Complete the table below for the small-signal parameters of all transistors. Transistors Ids Veff gm gds ro μf 3. What is the gain of this OTA in dB? 4. What is the CMRR of this OTA in dB? 5. What is the common-mode input range of the circuit? 6. What is the output swing of this OTA? 7. Assume that this OTA has parasitic capacitances C1 = C2 = 100fF, where C1 is the total shunt capacitance at output of stage 1 and C2 is the same for stage 2. What value of Cc is needed to set the gain-bandwidth product equal to the second-pole location (resulting in 45-deg phase margin)? 8. For this value of Cc, calculate the GBW (in MHz, careful of the 2π ) and slew rate (in V/us), where slew rate is defined as 9. What value of RZ is needed to set the zero location to the LHP at 1.7X the GBW value? 10. For the values you have selected in Table 1, will this OTA have any systematic offset? Why or why not?

Solution
0 0

Consider the following 2T DRAM design. All NMOS transistors are minimum sized ones with W/L ratio of 2:1. The drain diffusion capacitance and gate capacitance of the two transistors are Cd = 15 fF and Cg = 25 fF, respectively. Given k′ = μnCox = 100 μA V2, Vt,n = 0.3 V, CRBL = CWBL = 400 fF, VDD = 1.5 V, γ = 0.15 V, 2φF = −0.6 V and when accessed WL = VDD and RL¯ = 0 V. a) What is the effective store-node capacitance value, Cs? Hint: There is no explicit capacitance present at the storage node. b) Consider writing a '1' to this cell, what is the maximum voltage that can be observed at this storage node? Hint: To write a '1', WBL is driven high (its voltage goes to VDD). c) During a subsequent read operation, what should be the minimum pulse width of RLBAR for a voltage drop of VDD − 2Vtn2 on RBL? Hint: During the read, RBL is pre-charged to VDD before the cell is accessed.

Consider the following 2T DRAM design. All NMOS transistors are minimum sized ones with W/L ratio of 2:1. The drain diffusion capacitance and gate capacitance of the two transistors are Cd = 15 fF and Cg = 25 fF, respectively. Given k′ = μnCox = 100 μA V2, Vt,n = 0.3 V, CRBL = CWBL = 400 fF, VDD = 1.5 V, γ = 0.15 V, 2φF = −0.6 V and when accessed WL = VDD and RL¯ = 0 V. a) What is the effective store-node capacitance value, Cs? Hint: There is no explicit capacitance present at the storage node. b) Consider writing a '1' to this cell, what is the maximum voltage that can be observed at this storage node? Hint: To write a '1', WBL is driven high (its voltage goes to VDD). c) During a subsequent read operation, what should be the minimum pulse width of RLBAR for a voltage drop of VDD − 2Vtn2 on RBL? Hint: During the read, RBL is pre-charged to VDD before the cell is accessed.
Solution
0 0