Question

Notify Me Bookmark

Using a PMOS transistor with Vt = −1.5 V, k’p (W/L) = 4 mA/V2 , and λ = 0, design a circuit that resembles that in Fig. 5.24(a). Using a 10-V supply, design for a gate voltage of +6 V, a drain current of 0.5 mA, and a drain voltage of +5 V. Find the values of RS and RD. Also, find the values of the resistances in the voltage divider feeding the gate, assuming a 1-μA current in the divider.

Using a PMOS transistor with Vt = −1.5 V, k’p (W/L) = 4 mA/V2 , and λ = 0, design a circuit that resembles that in Fig. 5.24(a). Using a 10-V supply, design for a gate voltage of +6 V, a drain current of 0.5 mA, and a drain voltage of +5 V. Find the values of RS and RD. Also, find the values of the resistances in the voltage divider feeding the gate, assuming a 1-μA current in the divider.

Image text
Using a PMOS transistor with Vt = −1.5 V, k’p (W/L) = 4 mA/V2 , and λ = 0, design a circuit that resembles that in Fig. 5.24(a). Using a 10-V supply, design for a gate voltage of +6 V, a drain current of 0.5 mA, and a drain voltage of +5 V. Find the values of RS and RD. Also, find the values of the resistances in the voltage divider feeding the gate, assuming a 1-μA current in the divider.

Detailed Answer

2 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (2)
  • Correct answers (2)
  • Complete solution (2)
  • Step-by-step solution (2)
  • Fully explained (2)

Similar/Related Questions

Figure P7.33 shows a discrete-circuit amplifier. The input signal vsig is coupled to the gate through a very large capacitor (shown as infinite). The transistor source is connected to ground at signal frequencies via a very large capacitor (shown as infinite). The output voltage signal that develops at the drain is coupled to a load resistance via a very large capacitor (shown as infinite). All capacitors behave as short circuits for signals and as open circuits for dc. (a) If the transistor has Vt = 1 V, and kn = 4 mA/V2 , verify that the bias circuit establishes VGS = 1.5 V, ID = 0.5 mA, and VD = +7.0 V. That is, assume these values, and verify that they are consistent with the values of the circuit components and the device parameters. (b) Find gm and ro if VA = 100 V. (c) Draw a complete small-signal equivalent circuit for the amplifier, assuming all capacitors behave as short circuits at signal frequencies. (d) Find Rin, vgs/vsig, vo/vgs, and vo/vsig.

Figure P7.33 shows a discrete-circuit amplifier. The input signal vsig is coupled to the gate through a very large capacitor (shown as infinite). The transistor source is connected to ground at signal frequencies via a very large capacitor (shown as infinite). The output voltage signal that develops at the drain is coupled to a load resistance via a very large capacitor (shown as infinite). All capacitors behave as short circuits for signals and as open circuits for dc. (a) If the transistor has Vt = 1 V, and kn = 4 mA/V2 , verify that the bias circuit establishes VGS = 1.5 V, ID = 0.5 mA, and VD = +7.0 V. That is, assume these values, and verify that they are consistent with the values of the circuit components and the device parameters. (b) Find gm and ro if VA = 100 V. (c) Draw a complete small-signal equivalent circuit for the amplifier, assuming all capacitors behave as short circuits at signal frequencies. (d) Find Rin, vgs/vsig, vo/vgs, and vo/vsig.
Solution
3 0

D 7.103 Figure P7.103 shows a variation of the feedback-bias circuit of Fig. 7.52. Using a 3-V supply with an NMOS transistor for which Vt = 0.8 V, kn = 4 mA/V2, and λ = 0, provide a design that biases the transistor at ID = 0.5 mA, with VDS large enough to allow saturation operation for a 1-V negative signal swing at the drain. Use 13 MΩ as the largest resistor in the feedback-bias network. What values of RD, RG1, and RG2 have you chosen?
Solution
0 0

For the circuit shown in Figure 1, NMOS device M1 has the following properties: kn’(W/L) = 180 μA/V2, VT0 = 2 V, λ = 0.02 V-1, γ = 0.4 V1/2, 2ϕF = 0.7 V, and ID = 10 mA. Note that capacitor Cbig is a DC blocking cap, i.e., Cbig is an open at DC and a short at all other frequencies. Figure 1. Circuit for Problem 1. a) Determine the numerical value of bias voltage Vbias which is needed to achieve a drain current of ID = 10 mA. b) Draw the small-signal equivalent circuit. c) Analyze the small-signal circuit to find Rin, Rout, and Av = Vout/Vin. Find the analytic expression for each quantity first, before determining the numerical answers. d) Recall that gmb/gm = χ. Determine the numerical value of χ for this problem. [Note that this part has nothing to do with parts (b) and (c).] e) What is the threshold voltage of device M1? [Note that this part has nothing to do with parts (b) and (c).] Show your work, list all numerical values in proper engineering notation format with appropriate units and with at least two decimal places of precision.
Solution
0 0