Question

Notify Me Bookmark

Using the cascode circuit shown in Fig. P4.3-2, design the W/L of M1 to achieve the same output resistance as the circuit in Fig. P4.3-1. Ignore the body effect.

Using the cascode circuit shown in Fig. P4.3-2, design the W/L of M1 to achieve the same output resistance as the circuit in Fig. P4.3-1. Ignore the body effect.

Using the cascode circuit shown in Fig. P4.3-2, design the W/L of M1 to achieve the same output resistance as the circuit in Fig. P4.3-1. Ignore the body effect.

Using the cascode circuit shown in Fig. P4.3-2, design the W/L of M1 to achieve the same output resistance as the circuit in Fig. P4.3-1. Ignore the body effect.

Image text
Using the cascode circuit shown in Fig. P4.3-2, design the W/L of M1 to achieve the same output resistance as the circuit in Fig. P4.3-1. Ignore the body effect.

Detailed Answer

3 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (3)
  • Correct answers (3)
  • Complete solution (3)
  • Step-by-step solution (3)
  • Fully explained (3)

Similar/Related Questions

Current Mirrors (35 points) This problem introduces current mirrors, which will be covered in more details in future lectures. Consider the circuit shown below (Figure 2). (W/L)1 = 1, (W/L)2 = 5, Rref = 50 kΩ, ignore channel length modulation unless otherwise stated. Assume L1 = L2 = 1 μm. Figure 2 a) (5 points) Assume RL = 10 kΩ. Calculate IL, the current flowing through RL. What is the current mirroring ratio ( IL over Iref , where Iref is the current through Rref )? We want the current mirror to provide a load-independent current as much as possible, so check that M2 is in saturation. b) (5 points) Determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio you calculated in part a). Hint: for the current mirror to function as desired, transistor saturation should be maintained. c) (5 points) Channel length modulation introduces load-dependent errors in the mirroring ratio. Using λ = 0.1 V−1 for L = 1 μm, estimate the percentage error in the mirroring ratio. Here, set RL to its maximum value you got in part b ), and assume that we want the same IL as in parts a) and b). Hint: what should be the new VX and Iref ? d) (4 points) Compute the output resistance, Rout, , looking into the drain of M2. Use λ = 0.1 V−1 and assume the same IL as in parts a) through c). e) (5 points) Now consider redesigning the previous current mirror with source-degenerated transistors as shown in Figure 3. Ignore channel length modulation and body effect ( Assume bulk is tied to source). Transistor sizes remain the same, (WL)1 = 1 and (WL)2 = 5. This circuit has been designed to have the same Iref as in part a). What should the value of Rs2 be if we want the same current mirroring ratio as in a)? f) (5 points) Similarly to part b, determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio as in part e). g) (4 points) Now compute the output resistance, Rout , looking into the drain of M2 (using λ = 0.1 V−1 ). Assume IL as used in parts e) and f ). h) (2 points) Comparing the minimum output voltage and the output resistance of these two current mirrors, comment on the advantages and disadvantages of using source degeneration in a current mirror. Figure 3 Current Mirrors (35 points) This problem introduces current mirrors, which will be covered in more details in future lectures. Consider the circuit shown below (Figure 2). (W/L)1 = 1, (W/L)2 = 5, Rref = 50 kΩ, ignore channel length modulation unless otherwise stated. Assume L1 = L2 = 1 μm. Figure 2 a) (5 points) Assume RL = 10 kΩ. Calculate IL, the current flowing through RL. What is the current mirroring ratio ( IL over Iref , where Iref is the current through Rref )? We want the current mirror to provide a load-independent current as much as possible, so check that M2 is in saturation. b) (5 points) Determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio you calculated in part a). Hint: for the current mirror to function as desired, transistor saturation should be maintained. c) (5 points) Channel length modulation introduces load-dependent errors in the mirroring ratio. Using λ = 0.1 V−1 for L = 1 μm, estimate the percentage error in the mirroring ratio. Here, set RL to its maximum value you got in part b ), and assume that we want the same IL as in parts a) and b). Hint: what should be the new VX and Iref ? d) (4 points) Compute the output resistance, Rout, , looking into the drain of M2. Use λ = 0.1 V−1 and assume the same IL as in parts a) through c). e) (5 points) Now consider redesigning the previous current mirror with source-degenerated transistors as shown in Figure 3. Ignore channel length modulation and body effect ( Assume bulk is tied to source). Transistor sizes remain the same, (WL)1 = 1 and (WL)2 = 5. This circuit has been designed to have the same Iref as in part a). What should the value of Rs2 be if we want the same current mirroring ratio as in a)? f) (5 points) Similarly to part b, determine the maximum RL and minimum VOut such that the current mirror still functions with the same current mirroring ratio as in part e). g) (4 points) Now compute the output resistance, Rout , looking into the drain of M2 (using λ = 0.1 V−1 ). Assume IL as used in parts e) and f ). h) (2 points) Comparing the minimum output voltage and the output resistance of these two current mirrors, comment on the advantages and disadvantages of using source degeneration in a current mirror. Figure 3

Solution
0 0

Consider the domino circuit in Fig.3. Assuming that all inputs of the circuit shown in Fig.3 are initially Low (0V) during the pre-charge phase and that all internal nodes are at 0V. Ignore all other parasitic capacitance except C1, C2, and C3. It is given that VDD=2.5V, Vtn0=0.5V, 2phif=0.6V and gamma=0.4V^0.5. (25pts) (a) Calculate the voltage drop on Vout (OUT node voltage) if A changes to High (2.5V) during the evaluation phase. (10pts) (Hint: Don't forget the body effect.) (b) Calculate the voltage drop on Vout (OUT node voltage) if both A and B change to High (VDD=2.5V) (5pts). (c) What is the maximum number of transistors that can be connected in series to M1 and M2 (including M1 and M2, excluding M3) if the output should not fall below 0.9V during the evaluation phase? Assume that each one of the new transistors has the same intrinsic capacitance (to ground) as M1 and M2 (C=5fF). (10pts)
Solution
1 0

Problem 1: Consider a MOS cascode amplifier with active load in Fig. 1 μnCox = 400 μA/V2 μpCox = 200 μA/V2 NMOS transistors M1 and M2 are matched: (W/L)1 = (W/L)2 = 1 μm/10 nm PMOS transistors M3 and M4 are matched: (W/L)3 = (W/L)4 = 2 μm/10 nm All transistors Are biased to operated in their saturation region. The bias current ID is ID = 2 mA Ignore body effect. λn = λp = 0.05 V−1 Question 1. Calculate the overall equivalent transconductance Fig. 1 Question 2. Calculate the equivalent output resistance Question 3. Calculate the voltage gain
Solution
0 0