Question

Notify Me Bookmark

VCE(SAT) = 0.2V VBE(ON) ≈ VBE(SAT) = 0.7V VBE(CUT-IN) = 0.5V βF = 25, βL = 0.1, βR = 0.5. 1. Find worst case input sinking requirement. 2. Find Io(av) (available current) for output low condition ( VO=”L”). 3. Find fanout “0” for worst case input sinking requirement.

VCE(SAT) = 0.2V VBE(ON) ≈ VBE(SAT) = 0.7V VBE(CUT-IN) = 0.5V βF = 25, βL = 0.1, βR = 0.5. 1. Find worst case input sinking requirement. 2. Find Io(av) (available current) for output low condition ( VO=”L”). 3. Find fanout “0” for worst case input sinking requirement.

Image text
VCE(SAT) = 0.2V VBE(ON) ≈ VBE(SAT) = 0.7V VBE(CUT-IN) = 0.5V βF = 25, βL = 0.1, βR = 0.5. 1. Find worst case input sinking requirement. 2. Find Io(av) (available current) for output low condition ( VO=”L”). 3. Find fanout “0” for worst case input sinking requirement.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Consider the basic TTL inverter given in Figure 2. Assume that VBE = 0.7 V, VBE(SAT) = 0.8 V, VCE(SAT) = 0.2 V, VBC = 0.7 V, βf = 50, βR = 0.1. Use σ0 = 0.8 (saturation parameter of Q0) for the output low state. i) Find the operation mode of each BJT and IIN, IRB, IRC, IB2 when Vin = 0 V and Vin = 5 V. ii) Sketch the voltage transfer characteristics by finding VOL, VOH, VIL, VIH. iii) Find the noise margins. iv) Find the maximum fanout. What is the limiting case for determining the fan-out limit of this circuit?

Consider the basic TTL inverter given in Figure 2. Assume that VBE = 0.7 V, VBE(SAT) = 0.8 V, VCE(SAT) = 0.2 V, VBC = 0.7 V, βf = 50, βR = 0.1. Use σ0 = 0.8 (saturation parameter of Q0) for the output low state. i) Find the operation mode of each BJT and IIN, IRB, IRC, IB2 when Vin = 0 V and Vin = 5 V. ii) Sketch the voltage transfer characteristics by finding VOL, VOH, VIL, VIH. iii) Find the noise margins. iv) Find the maximum fanout. What is the limiting case for determining the fan-out limit of this circuit?
Solution
0 0

Consider the shown circuit Part 1: Hand Calculation Assume that VBE(on) = 0.7 V, VBE( sat ) = 0.8 V, VCE( sat ) = 0.1 V, forward βF = 25, reveres βR = 0.1, a) Fill in the table below, what is the logic gate? Vx Vx Qx Qx Q1 Q2 Q Vout 0.1 V 0.1 V 0.1 V 5 V 5 V 0.1 V 5 V 5 V b) Assume a 10k load resistor is connected calculate Vout and the output current if: Vx = Vx = 0.1 V Vx = Vy = 5 V c) Calculate the power drawn from the supply volt-age VCC if: Vx = Vx = 0.1 V Vx = Vx = 5 V Part 2: Simulation Draw the circuit on LTSpice a) Verify the results obtained in part (a) of the hand calculation using DC operating point analysis b) Set Vx = 0 V and use DC sweep analysis varying Vy from 0 to 5 V. Draw the voltage transfer characteristics (VTC) c) Set Vx=0V, and set Vy to be a pulse with the parameters: Vinitial = 0, Von=5, Tdelay = 2 ns, Trise = 1 ns, Tfall = 1 ns, Ton=5ns, and perform transient analysis for 10ns, plot Vy and Vout and measure the delays tpHL and tpLH (measure the delays from the start of the input pulse to the point when Vout reaches VOH or VOL) Notes: Homework submission is through the Moodle platform Submit a single compressed file containing: The hand calculations Screenshot showing the circuit and the simulation results The schematic file (.asc) The netlist file (.net)
Solution
2 0

Write the Boolean function that is realized by the circuit above. Then reformulate it in AOI canonical form. Sketch the CMOS circuit that realizes the canonical function with minimum transistors. VDD = 3V, µnCox = 50 µA/V^2, µpCox = 20 µA/V^2, Vtn = 0.5V, Vtp = -0.5V, Lmin = 0.35 µm is given for the circuit in b. The circuit has an equivalent load capacitor of CL = 50 fF. Find the transistor dimensions which provide tpHL = 1ns and tpLH = 1.25ns for worst-case conditions. Calculate the threshold voltage (VTH) of the CMOS circuit for simultaneous switching using the equivalent inverter concept. The same function is realized using pseudo-NMOS logic. Calculate VOL for worst-case conditions when a minimum-dimension PMOS transistor and NMOS transistors with dimensions found in c are used. Comment on your result. Recalculate the NMOS dimensions so that VOL = 0.2V is obtained for worst-case conditions.
Solution
0 0