Question

Notify Me Bookmark

What is the gm ratio between M5 and M6? Except W/L, device M5 and M6 have the same electrical properties. W/L ratios for P/NMOS are shown in the figure. Ignore Lambda effects. All transistors are working in Saturation mode.

What is the gm ratio between M5 and M6? Except W/L, device M5 and M6 have the same electrical properties. W/L ratios for P/NMOS are shown in the figure. Ignore Lambda effects. All transistors are working in Saturation mode.

Image text
  1. What is the gm ratio between M5 and M6? Except W/L, device M5 and M6 have the same electrical properties. W/L ratios for P/NMOS are shown in the figure. Ignore Lambda effects. All transistors are working in Saturation mode.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

For the amplifier below, following design information is provided: VDD = 3.3 V, R = 2.4 kΩ, ISS = 1.8 mA, k1 = k2 = 5 mA/V2, VTH,1 = VTH,2 = 0.5 V, λ = 0.1 V−1, γ = 0, ki′ = μ0Cox, ki = μ0 Cox(W L)i. Assume that both transistors are identical and in the saturation region. Finally, NMOS and PMOS bulk terminals are connected to the ground and VDD, respectively. a) What is the DC bias voltage for M1 and M2 given that the voltage drop across ISS is 0.4 V ? You can neglect the channel length modulation, here. Check that the transistors are in the correct operation-mode. b) The resistors will be realized using identical PMOS transistors M3 and M4. If the transistors to be used will have k3 = k4 = 1.5 mA/V2, what will be their overdrive voltages? Check that the transistors are in the correct operation-mode. c) What is the differential voltage gain AV,diff = Vout/Vid in dB ? d) ISS will be realized as a cascode current source. Assume that the voltage drop of 0.4 V is equally shared by the two transistors, M5 and M6 having k5′ = k6′ = 0.5 mA/V2 and VTH, 5 = VTH, 6 = 0.5 V. Assuming the gate voltages of both transistors are 1 V, find the W/L ratios of each device. Once again, you can neglect the channel length modulation here. e) Considering (d), how would the W/L ratios qualitatively change (increase/decrease/stays the same), if γ > 0 ? Explain your reasoning analytically, i. e. , using appropriate equations. f) Using the cascode current source, calculate the common-mode gain of the circuit AV, CM = Vout /Vin in dB, where Vin . s applied to the gates of both M1 and M2. Assume λ = 0.1 V−1 for M5 and M6. g) Calculate the CMRR of the circuit in dB.
Solution
0 0

Consider two transistors connected as shown in the circuit below. They have same VGS and VDS. The nominal threshold voltage Vt = 0.5 V a. What mode of operation the transistors are in? b. The two transistors are matched and have the same Vt. However, their W/L ratios has a maximum possible mismatch of 2%, i. e. because of variation in fabrication. What is the maximum resulting mismatch in their drain currents? c. Consider a situation where fabrication mismatch causes a maximum possible mismatch in their threshold voltages of 20 mV and no other mismatch. What is the maximum resulting mismatch in their drain currents?

Solution
0 0

Consider the circuit shown in Fig. 1. a) Assume both transistors are in saturation. Find lD1’s expression in terms of VDD and RB, μn, Cox, VTH1, and W1/L1. b) As shown in the circuit, M’s Gate is connected to M2’s Gate, and the Source terminal of the two devices are also connected to the same terminal (i.e., ground). If the two transistors have the same μn, Cox, VTH, and W/L, what is the relationship between ID1 and ID2? c) What will be the relationship if W2/L2 = 5*W1/L1? d) Try to draw a circuit with similar functionality but using two PMOS transistors instead of two NMOS transistors. Fig.1. Circuit schematic of a current mirror implemented using two NMOS transistors.
Solution
0 0