Question

Notify Me Bookmark

Which of the following statements is not true for a balanced 3 phase voltage source? A. Phase “a” voltage is taken as the reference; ∠Van = 0°. B. The positive phase sequence is “abc”. C. The sum of the three phase voltages is zero. D. Only one phase needs to be analyzed due to symmetry. E. All three phase voltages are equal in magnitude and offset by 90° in phase. F. All the statements are true.

Which of the following statements is not true for a balanced 3 phase voltage source? A. Phase “a” voltage is taken as the reference; ∠Van = 0°. B. The positive phase sequence is “abc”. C. The sum of the three phase voltages is zero. D. Only one phase needs to be analyzed due to symmetry. E. All three phase voltages are equal in magnitude and offset by 90° in phase. F. All the statements are true.

Image text
Which of the following statements is not true for a balanced 3 phase voltage source? A. Phase “a” voltage is taken as the reference; ∠Van = 0°. B. The positive phase sequence is “abc”. C. The sum of the three phase voltages is zero. D. Only one phase needs to be analyzed due to symmetry. E. All three phase voltages are equal in magnitude and offset by 90° in phase. F. All the statements are true.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Assumptions for all problems (unless specified otherwise, give answers to 10% ): VDD(V) VT0( V) Body effect γ(V 0.5 ) VDSAT( V) k’ (A/V 2) λ(V -1 ) NMOS 2.0 0.4 0 0.5 500×10-6 0 PMOS -0.4 0 -0.5 -200×10-6 0 1. All transistors have the minimum length (Lunit = 250 nm) 2. Ignore body effect and channel length modulation 3. A transistor's intrinsic capacitance (cap) and gate cap are equal, i.e., Cint = Cg, γ = 1 4. The unit-sized transistor has Wunit = Lunit and intrinsic cap Cint = Cg = Cdb = Csb = 1.0fF. 5. For the unit sized inverter, β = (W/L)P / (W/L N = WP/WN = 2, WN = L = 250 nm 6. The unit sized transmission gate has a resistance Req,tr = 10kΩ and all caps of 1.0fF. a) (6 pts) How does the following circuit operate? In a few words/charts, describe what it does Sketch the waveforms of nodes X and Q given the inputs shown below. Initial state of signals X and Q are unknown (mark with xxx as needed) until the impact of the input signals propagate. X Q b) (4 pts) How would you size each transistor? Match the 2:1 inverter (including the clock). Draw the sizing next to the schematic. Calculate the switch model equivalent resistance(s) (note the equation given at the front of the exam for Req, switch model capacitance(s) (based on your sizing), and worst-case propagation delay through the circuit, max(tpLH,tpLH), where output is taken from Q and inputs are IN1 and IN2. c) (4 pts) Calculate the energy consumption from the VDD power supply of this circuit for the input pattern and time duration given in the timing diagram (previous page). Ignore the energy consumption related to driving IN1, IN2, and CLK. State any assumptions you need to make to determine a numerical value.

Assumptions for all problems (unless specified otherwise, give answers to 10% ): VDD(V) VT0( V) Body effect γ(V 0.5 ) VDSAT( V) k’ (A/V 2) λ(V -1 ) NMOS 2.0 0.4 0 0.5 500×10-6 0 PMOS -0.4 0 -0.5 -200×10-6 0 1. All transistors have the minimum length (Lunit = 250 nm) 2. Ignore body effect and channel length modulation 3. A transistor's intrinsic capacitance (cap) and gate cap are equal, i.e., Cint = Cg, γ = 1 4. The unit-sized transistor has Wunit = Lunit and intrinsic cap Cint = Cg = Cdb = Csb = 1.0fF. 5. For the unit sized inverter, β = (W/L)P / (W/L N = WP/WN = 2, WN = L = 250 nm 6. The unit sized transmission gate has a resistance Req,tr = 10kΩ and all caps of 1.0fF. a) (6 pts) How does the following circuit operate? In a few words/charts, describe what it does Sketch the waveforms of nodes X and Q given the inputs shown below. Initial state of signals X and Q are unknown (mark with xxx as needed) until the impact of the input signals propagate. X Q b) (4 pts) How would you size each transistor? Match the 2:1 inverter (including the clock). Draw the sizing next to the schematic. Calculate the switch model equivalent resistance(s) (note the equation given at the front of the exam for Req, switch model capacitance(s) (based on your sizing), and worst-case propagation delay through the circuit, max(tpLH,tpLH), where output is taken from Q and inputs are IN1 and IN2. c) (4 pts) Calculate the energy consumption from the VDD power supply of this circuit for the input pattern and time duration given in the timing diagram (previous page). Ignore the energy consumption related to driving IN1, IN2, and CLK. State any assumptions you need to make to determine a numerical value.

Assumptions for all problems (unless specified otherwise, give answers to 10% ): VDD(V) VT0( V) Body effect γ(V 0.5 ) VDSAT( V) k’ (A/V 2) λ(V -1 ) NMOS 2.0 0.4 0 0.5 500×10-6 0 PMOS -0.4 0 -0.5 -200×10-6 0 1. All transistors have the minimum length (Lunit = 250 nm) 2. Ignore body effect and channel length modulation 3. A transistor's intrinsic capacitance (cap) and gate cap are equal, i.e., Cint = Cg, γ = 1 4. The unit-sized transistor has Wunit = Lunit and intrinsic cap Cint = Cg = Cdb = Csb = 1.0fF. 5. For the unit sized inverter, β = (W/L)P / (W/L N = WP/WN = 2, WN = L = 250 nm 6. The unit sized transmission gate has a resistance Req,tr = 10kΩ and all caps of 1.0fF. a) (6 pts) How does the following circuit operate? In a few words/charts, describe what it does Sketch the waveforms of nodes X and Q given the inputs shown below. Initial state of signals X and Q are unknown (mark with xxx as needed) until the impact of the input signals propagate. X Q b) (4 pts) How would you size each transistor? Match the 2:1 inverter (including the clock). Draw the sizing next to the schematic. Calculate the switch model equivalent resistance(s) (note the equation given at the front of the exam for Req, switch model capacitance(s) (based on your sizing), and worst-case propagation delay through the circuit, max(tpLH,tpLH), where output is taken from Q and inputs are IN1 and IN2. c) (4 pts) Calculate the energy consumption from the VDD power supply of this circuit for the input pattern and time duration given in the timing diagram (previous page). Ignore the energy consumption related to driving IN1, IN2, and CLK. State any assumptions you need to make to determine a numerical value.
Solution
0 0

QUESTION 1 Standard CMOS, pass-transistor logic, and dynamic logic each have advantages and disadvantages. Which of the following is/are not true in comparing these logic styles? A. Dynamic logic does not have a pull-up network. B. The area can be smaller for pass-transistor logic. C. Standard CMOS is best suited to complex circuits with many inputs. D. VOH is significantly lower than VDD in pass-transistor logic E. Dynamic logic is the most robust circuit style. F. Some logic functions can be implemented with fewer transistors in pass-transistor logic. QUESTION 2 All of the inputs swing between VDD and GND. A = L and B = L. The output voltage of this circuit is A. Vtn B. Cannot be determined C. 0 V D. VDD − Vtn E. VDD

Solution
0 0

Three equal positive charges q are at the corners of an equilateral triangle of side a as shown in the figure below. Assume the three charges together create an electric field. (a) Sketch the field lines in the plane of the charges. Choose File No file chosen This answer has not been graded yet. (b) Find the location of one point (other than ∞ ) where the electric field is zero. at P at the center of the triangle at each vertex at the center of the base (c) What is the magnitude of the electric field at P due to the two charges at the base? (Use any variable or symbol stated above along with the following as necessary: ke.) E = (d) What is the direction of the electric field at P due to the two charges at the base? to the left to the right upward downward Three equal positive charges q are at the corners of an equilateral triangle of side a as shown in the figure below. Assume the three charges together create an electric field. (a) Sketch the field lines in the plane of the charges. Choose File No file chosen This answer has not been graded yet. (b) Find the location of one point (other than ∞ ) where the electric field is zero. at P at the center of the triangle at each vertex at the center of the base (c) What is the magnitude of the electric field at P due to the two charges at the base? (Use any variable or symbol stated above along with the following as necessary: ke.) E = (d) What is the direction of the electric field at P due to the two charges at the base? to the left to the right upward downward

Solution
3 0