Question

Notify Me Bookmark

You are given a CMOS logic circuit for which the pull-up network with PMOS transistors has been provided below. (a) Complete the pull-down network with NMOS transistors. (b) For the NMOS transistors in the pull-down network, we'll label the one that uses A, B, C, and D as input as M5, M6, M7, M8, respectively. If inputs A and B are at logic 0 and C and D are at logic 1, determine which of the transistors (M1~M8) are ON and which are OFF. (c) Determine the logic function that is implemented by this CMOS logic circuit.

You are given a CMOS logic circuit for which the pull-up network with PMOS transistors has been provided below. (a) Complete the pull-down network with NMOS transistors. (b) For the NMOS transistors in the pull-down network, we'll label the one that uses A, B, C, and D as input as M5, M6, M7, M8, respectively. If inputs A and B are at logic 0 and C and D are at logic 1, determine which of the transistors (M1~M8) are ON and which are OFF. (c) Determine the logic function that is implemented by this CMOS logic circuit.

Image text
You are given a CMOS logic circuit for which the pull-up network with PMOS transistors has been provided below. (a) Complete the pull-down network with NMOS transistors. (b) For the NMOS transistors in the pull-down network, we'll label the one that uses A, B, C, and D as input as M5, M6, M7, M8, respectively. If inputs A and B are at logic 0 and C and D are at logic 1, determine which of the transistors (M1 M8) are ON and which are OFF. (c) Determine the logic function that is implemented by this CMOS logic circuit.

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

P R O B LEM II. 6 a) Express F¯ in a simplified sum-of-products form given that F = AB¯+CD¯. b) Implement the logic function F = AB¯+CD¯ with an NMOS digital logic circuit that obeys the static discipline defined by the low-level and high-level logic thresholds VIL = VOL = VL and VIH = VOH = VH, respectively. Assume the supply voltage is VS, and that the on-state resistance of the NMOS transistors is RON. Determine the lowest value of the pull-up resistor RPU for which the circuit will obey the static discipline in terms of RON, VS, VL, and VH; not all variables need appear in your answer. c) Implement the logic function F = AB¯+CD¯ with a CMOS digital logic circuit. (Hint: make use of the result from part (a). ) d) Suppose that the NMOS and CMOS circuits above drive a capacitance CL. Assume that the on-state resistance of both the PMOS and NMOS transistors is RON. For both the NMOS and CMOS circuits determine the worst-case output rise time. For the purpose of this problem, assume that the worst-case output rise time is the time the output takes to go from 0 V to VH. Sketch the form of the output for both the NMOS and the CMOS circuit. e) Suppose that the inputs are arranged such that B = 1, C = 0, and D = 1, and that a 0−V to 5−V square-wave signal is applied to the input A. Assume the square wave cycle time is T, and that T is large enough so that the output comes close to its steady state value for both falling and rising transitions. Under these conditions, compute the power consumed by the CMOS and NMOS circuits when driving the capacitance CL load.
Solution
0 0

In the dynamic logic circuit shown below, all the transistors have the minimum channel length, and their sizes (widths) are marked. The inverter at the output is a standard static CMOS inverter with a PMOS size of 2 and an NMOS size of 1 . For a unit-sized NMOS or PMOS transistor, the intrinsic capacitance at its drain or source terminal is CD, and the capacitance at its gate is CG. For unit-sized NMOS and PMOS transistors, their onresistances are RN and RP, respectively. CD = CG = 1 fF and RP = 2 RN = 2 kΩ. (a) Express y as a Boolean function of the inputs A, B, C and D in the evaluation phase (CLK = 1). (b) Find the capacitances at nodes y, a, b and c, respectively. (c) Let A = B = D = 1 and C = 0 and suppose nodes a, b and c are at 0 V in the pre-charge phase (CLK = 0). Estimate the time it takes for the voltage at y to decrease from VDD to VDD/2 in the evaluation phase. (d) Repeat (c) if nodes a, b and c are at VDD in the pre-charge phase. (e) If the inputs are C = 1 and A = B = D = 0 and suppose nodes a, b and c are at 0 V in the pre-charge phase. Considering the charge sharing effect, what is the voltage at node y in the evaluation phase? It is known VDD = 2.5 V, VTN = 0.5 V and the body effect of the transistors can be ignored.

Solution
0 0

[25%] In the following Domino logic circuit, VDD = 2 V. There are parasitic capacitances of 10 fF, 10 fF, 40 fF, 20 fF and 60 fF at nodes 1, 2, 3, 4 and Y, respectively. All the NMOS transistors have an ON -resistance of 10 kΩ and a threshold voltage of 0.43 V. (a) Express X and Y as Boolean functions of inputs A, B, C, D, and E. (b) The CMOS inverter between the two dynamic gates is essential. Why? (c) How would you set the relative driving strength of the NMOS and PMOS in this inverter? Explain. (d) Consider A = B = 1 and C changing from 0 to 1 during the evaluation phase (clk is high). Estimate the propagation delay from C to node 3 using the Elmore model. (e) The above inputs come together with E = D = 0, and node 4 is initially discharged. What is the voltage at Y at the end of the evaluation phase?
Solution
0 0