You are required to design a SRAM cell with the minimum area in 65 nm CMOS process. Process parameters are given next to the figure below. VDD = 1 VVtn = Vtp = 0.3 VCox = 17 fF/μm2 μn = 3 μp = 0.06 m2 /VsLmin = 65 nmWmin = 130 nmλ = 30 nm a) [2] Calculate the smallest possible sizes of M3, M5 to satisfy the writability condition. (Hint: please assume that the read speed is not important). W3 = W5 =