Question

Notify Me Bookmark

(a) Given a 52.0 V battery and 32.0 Ω and 60.0 Ω resistors, find the current (in A ) and power (in W ) for each when connected in series. I32.0 Ω = A P32.0 Ω = W I60.0 Ω = A P60.0 Ω = W (b) Repeat when the resistances are in parallel. I32.0 Ω = A P32.0 Ω = W I60.0 Ω = A P60.0 Ω = W

(a) Given a 52.0 V battery and 32.0 Ω and 60.0 Ω resistors, find the current (in A ) and power (in W ) for each when connected in series. I32.0 Ω = A P32.0 Ω = W I60.0 Ω = A P60.0 Ω = W (b) Repeat when the resistances are in parallel. I32.0 Ω = A P32.0 Ω = W I60.0 Ω = A P60.0 Ω = W

Image text
(a) Given a 52.0 V battery and 32.0 Ω and 60.0 Ω resistors, find the current (in A ) and power (in W ) for each when connected in series.
I 32.0 Ω = ◻ A P 32.0 Ω = ◻ W I 60.0 Ω = ◻ A P 60.0 Ω = ◻ W
(b) Repeat when the resistances are in parallel.
I 32.0 Ω = ◻ A P 32.0 Ω = ◻ W I 60.0 Ω = ◻ A P 60.0 Ω = ◻ W

Detailed Answer

0 0

Please enter your email here. You will get email when this question is answered by our tutor.

Doubtrix Logo

Problem is not yet solved!

Click on Notify me to get email when question is answered.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Notify me Login Sign Up

Similar/Related Questions

Solve the following problems for a 180 nm 6-layer process having the following measured parameters:Effective output resistance of a unit transistor Ω = 9 kΩGate capacitance of a unit transistor = 7 fF. Relative mobility = 2 Width of a minimum width metal 4 wire = 450 nm. Sheet resistance of metal 4 = 0.03 Ω Let the unit inverter's nMOS transistor have gate width = 3 lambda = 270 nm You may ignore diffusion parasitics. Assume a minimum width wire route of 7 mm in layer 4 metal with Cw = 210 aF/μm. How many repeaters should be inserted for minimum delay? How large should the repeaters be (in terms of multiples of the unit inverter) and what will the delay be once repeaters are inserted?

Solution
0 0

What is the output current /O in the circuit of the given figure if −VEE = −10 V and R = 45 Ω? Assume that the MOSFET is saturated. What is the minimum voltage VDD needed to saturate the MOSFET if VTN = 2.5 V and Kn = 0.25 A/V2. What must be the power dissipation rating of resistor R? (Round the final answer to one decimal place. ) Output current: IO = A Minimum voltage: VDD ≥ V Power dissipation rating: PR = W

Solution
0 0

Assumptions for all problems (unless specified otherwise, give answers to 10% ): VDD(V) VT0( V) Body effect γ(V 0.5 ) VDSAT( V) k’ (A/V 2) λ(V -1 ) NMOS 2.0 0.4 0 0.5 500×10-6 0 PMOS -0.4 0 -0.5 -200×10-6 0 1. All transistors have the minimum length (Lunit = 250 nm) 2. Ignore body effect and channel length modulation 3. A transistor's intrinsic capacitance (cap) and gate cap are equal, i.e., Cint = Cg, γ = 1 4. The unit-sized transistor has Wunit = Lunit and intrinsic cap Cint = Cg = Cdb = Csb = 1.0fF. 5. For the unit sized inverter, β = (W/L)P / (W/L N = WP/WN = 2, WN = L = 250 nm 6. The unit sized transmission gate has a resistance Req,tr = 10kΩ and all caps of 1.0fF. a) (6 pts) How does the following circuit operate? In a few words/charts, describe what it does Sketch the waveforms of nodes X and Q given the inputs shown below. Initial state of signals X and Q are unknown (mark with xxx as needed) until the impact of the input signals propagate. X Q b) (4 pts) How would you size each transistor? Match the 2:1 inverter (including the clock). Draw the sizing next to the schematic. Calculate the switch model equivalent resistance(s) (note the equation given at the front of the exam for Req, switch model capacitance(s) (based on your sizing), and worst-case propagation delay through the circuit, max(tpLH,tpLH), where output is taken from Q and inputs are IN1 and IN2. c) (4 pts) Calculate the energy consumption from the VDD power supply of this circuit for the input pattern and time duration given in the timing diagram (previous page). Ignore the energy consumption related to driving IN1, IN2, and CLK. State any assumptions you need to make to determine a numerical value.

Assumptions for all problems (unless specified otherwise, give answers to 10% ): VDD(V) VT0( V) Body effect γ(V 0.5 ) VDSAT( V) k’ (A/V 2) λ(V -1 ) NMOS 2.0 0.4 0 0.5 500×10-6 0 PMOS -0.4 0 -0.5 -200×10-6 0 1. All transistors have the minimum length (Lunit = 250 nm) 2. Ignore body effect and channel length modulation 3. A transistor's intrinsic capacitance (cap) and gate cap are equal, i.e., Cint = Cg, γ = 1 4. The unit-sized transistor has Wunit = Lunit and intrinsic cap Cint = Cg = Cdb = Csb = 1.0fF. 5. For the unit sized inverter, β = (W/L)P / (W/L N = WP/WN = 2, WN = L = 250 nm 6. The unit sized transmission gate has a resistance Req,tr = 10kΩ and all caps of 1.0fF. a) (6 pts) How does the following circuit operate? In a few words/charts, describe what it does Sketch the waveforms of nodes X and Q given the inputs shown below. Initial state of signals X and Q are unknown (mark with xxx as needed) until the impact of the input signals propagate. X Q b) (4 pts) How would you size each transistor? Match the 2:1 inverter (including the clock). Draw the sizing next to the schematic. Calculate the switch model equivalent resistance(s) (note the equation given at the front of the exam for Req, switch model capacitance(s) (based on your sizing), and worst-case propagation delay through the circuit, max(tpLH,tpLH), where output is taken from Q and inputs are IN1 and IN2. c) (4 pts) Calculate the energy consumption from the VDD power supply of this circuit for the input pattern and time duration given in the timing diagram (previous page). Ignore the energy consumption related to driving IN1, IN2, and CLK. State any assumptions you need to make to determine a numerical value.

Assumptions for all problems (unless specified otherwise, give answers to 10% ): VDD(V) VT0( V) Body effect γ(V 0.5 ) VDSAT( V) k’ (A/V 2) λ(V -1 ) NMOS 2.0 0.4 0 0.5 500×10-6 0 PMOS -0.4 0 -0.5 -200×10-6 0 1. All transistors have the minimum length (Lunit = 250 nm) 2. Ignore body effect and channel length modulation 3. A transistor's intrinsic capacitance (cap) and gate cap are equal, i.e., Cint = Cg, γ = 1 4. The unit-sized transistor has Wunit = Lunit and intrinsic cap Cint = Cg = Cdb = Csb = 1.0fF. 5. For the unit sized inverter, β = (W/L)P / (W/L N = WP/WN = 2, WN = L = 250 nm 6. The unit sized transmission gate has a resistance Req,tr = 10kΩ and all caps of 1.0fF. a) (6 pts) How does the following circuit operate? In a few words/charts, describe what it does Sketch the waveforms of nodes X and Q given the inputs shown below. Initial state of signals X and Q are unknown (mark with xxx as needed) until the impact of the input signals propagate. X Q b) (4 pts) How would you size each transistor? Match the 2:1 inverter (including the clock). Draw the sizing next to the schematic. Calculate the switch model equivalent resistance(s) (note the equation given at the front of the exam for Req, switch model capacitance(s) (based on your sizing), and worst-case propagation delay through the circuit, max(tpLH,tpLH), where output is taken from Q and inputs are IN1 and IN2. c) (4 pts) Calculate the energy consumption from the VDD power supply of this circuit for the input pattern and time duration given in the timing diagram (previous page). Ignore the energy consumption related to driving IN1, IN2, and CLK. State any assumptions you need to make to determine a numerical value.
Solution
0 0